Add gdb.Value.format_string ()
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
96a86c01
AM
12019-03-28 Alan Modra <amodra@gmail.com>
2
3 PR 24390
4 * testsuite/gas/ppc/476.d: Update mtfsb*.
5 * testsuite/gas/ppc/a2.d: Likewise.
6
86b0c8dd
AM
72019-03-21 Alan Modra <amodra@gmail.com>
8
9 * emul.h (struct emulation): Delete strip_underscore.
10 * emul-target.h (emul_strip_underscore): Don't define.
11 (emul_struct_name): Update initialization.
12
7553c869
AM
132019-03-21 Alan Modra <amodra@gmail.com>
14
15 * config/tc-d10v.c (md_apply_fix): Apply BFD_RELOC_8.
16 * config/tc-pdp11.c (md_apply_fix): Likewise.
17 * config/tc-d30v.c (md_apply_fix): Don't emit errors for BFD_RELOC_8,
18 BFD_RELOC_16, and BFD_RELOC_64.
19 * testsuite/gas/all/gas.exp: Move target exclusions for forward
20 test, but not cr16, to..
21 * testsuite/gas/all/forward.d: ..here, with explanation. Remove
22 d10v, d30v, and pdp11 xfails.
23
392a5972
L
242019-03-19 H.J. Lu <hongjiu.lu@intel.com>
25
26 * config/tc-i386.c (optimize_encoding): Don't check AVX for
27 EVEX vector load/store optimization. Check both operands for
28 ZMM register. Update EVEX vector load/store opcode check.
29 Choose EVEX Disp8 over VEX Disp32.
30 * testsuite/gas/i386/optimize-1.d: Updated.
31 * testsuite/gas/i386/optimize-1a.d: Likewise.
32 * testsuite/gas/i386/optimize-2.d: Likewise.
33 * testsuite/gas/i386/optimize-4.d: Likewise.
34 * testsuite/gas/i386/optimize-5.d: Likewise.
35 * testsuite/gas/i386/x86-64-optimize-2.d: Likewise.
36 * testsuite/gas/i386/x86-64-optimize-2a.d: Likewise.
37 * testsuite/gas/i386/x86-64-optimize-2b.d: Likewise.
38 * testsuite/gas/i386/x86-64-optimize-3.d: Likewise.
39 * testsuite/gas/i386/x86-64-optimize-5.d: Likewise.
40 * testsuite/gas/i386/x86-64-optimize-6.d: Likewise.
41 * testsuite/gas/i386/optimize-1.s: Add ZMM register load
42 test.
43 * testsuite/gas/i386/x86-64-optimize-2.s: Likewise.
44
7b1d7ca1
L
452019-03-19 H.J. Lu <hongjiu.lu@intel.com>
46
47 PR gas/24352
48 * config/tc-i386.c (optimize_encoding): Check only
49 cpu_arch_flags.bitfield.cpuavx512vl.
50 * testsuite/gas/i386/i386.exp: Run x86-64-optimize-2b.
51 * testsuite/gas/i386/x86-64-optimize-2.d: Revert the last
52 change.
53 * testsuite/gas/i386/x86-64-optimize-2b.d: New file.
54 * testsuite/gas/i386/x86-64-optimize-2b.s: Likewise.
55
89199bb5
L
562019-03-19 H.J. Lu <hongjiu.lu@intel.com>
57
58 PR gas/24359
59 * testsuite/gas/i386/i386.exp: Change optimize-6a, optimize-7,
60 x86-64-optimize-7a and x86-64-optimize-8 tests to run_list_test.
61 Remove optimize-6c and x86-64-optimize-7c tests.
62 * testsuite/gas/i386/noavx-3.l: Updated.
63 * testsuite/gas/i386/noavx-4.d: Likewise.
64 * testsuite/gas/i386/noavx-5.d: Likewise.
65 * testsuite/gas/i386/noavx-3.s: Add AVX512F tests.
66 * testsuite/gas/i386/noavx-4.s: Remove AVX512F tests.
67 * testsuite/gas/i386/nosse-5.s: Likewise.
68 * testsuite/gas/i386/optimize-6a.d: Removed.
69 * testsuite/gas/i386/optimize-6c.d: Likewise.
70 * testsuite/gas/i386/optimize-7.d: Likewise.
71 * testsuite/gas/i386/x86-64-optimize-7a.d: Likewise.
72 * testsuite/gas/i386/x86-64-optimize-7c.d: Likewise.
73 * testsuite/gas/i386/x86-64-optimize-8.d: Likewise.
74 * testsuite/gas/i386/optimize-6a.l: New file.
75 * testsuite/gas/i386/optimize-6a.s: Likewise.
76 * testsuite/gas/i386/optimize-7.l: Likewise.
77 * testsuite/gas/i386/x86-64-optimize-7a.l: Likewise.
78 * testsuite/gas/i386/x86-64-optimize-7a.s: Likewise.
79 * testsuite/gas/i386/x86-64-optimize-8.l: Likewise.
80
c6cdff46
AM
812019-03-18 Alan Modra <amodra@gmail.com>
82
83 * config/m68k-parse.y (yylex): Use temp_ilp and restore_ilp.
af60449c
AM
84 * as.c (macro_expr): Likewise.
85 * macro.c (buffer_and_nest): Likewise.
86 * read.c (temp_ilp): Remove FIXME.
c6cdff46 87
a716e60c
L
882019-03-18 H.J. Lu <hongjiu.lu@intel.com>
89
90 * testsuite/gas/i386/att-regs.d: Pass -O0 to assembler.
91 * testsuite/gas/i386/avx512bw-intel.d: Likewise.
92 * testsuite/gas/i386/avx512bw.d: Likewise.
93 * testsuite/gas/i386/avx512f-intel.d: Likewise.
94 * testsuite/gas/i386/avx512f.d: Likewise.
95 * testsuite/gas/i386/disp32.d: Likewise.
96 * testsuite/gas/i386/intel-regs.d: Likewise.
97 * testsuite/gas/i386/pseudos.d: Likewise.
98 * testsuite/gas/i386/x86-64-disp32.d: Likewise.
99 * testsuite/gas/i386/x86-64-pseudos.d: Likewise.
100
97ed31ae
L
1012019-03-18 H.J. Lu <hongjiu.lu@intel.com>
102
103 PR gas/24348
104 * config/tc-i386.c (optimize_encoding): Encode 128-bit and
105 256-bit EVEX vector register load/store instructions as VEX
106 vector register load/store instructions for -O1.
107 * doc/c-i386.texi: Update -O1 documentation.
108 * testsuite/gas/i386/i386.exp: Run PR gas/24348 tests.
109 * testsuite/gas/i386/optimize-1.s: Add tests for EVEX vector
110 load/store instructions.
111 * testsuite/gas/i386/optimize-2.s: Likewise.
112 * testsuite/gas/i386/optimize-3.s: Likewise.
113 * testsuite/gas/i386/optimize-5.s: Likewise.
114 * testsuite/gas/i386/x86-64-optimize-2.s: Likewise.
115 * testsuite/gas/i386/x86-64-optimize-3.s: Likewise.
116 * testsuite/gas/i386/x86-64-optimize-4.s: Likewise.
117 * testsuite/gas/i386/x86-64-optimize-5.s: Likewise.
118 * testsuite/gas/i386/x86-64-optimize-6.s: Likewise.
119 * testsuite/gas/i386/optimize-1.d: Updated.
120 * testsuite/gas/i386/optimize-2.d: Likewise.
121 * testsuite/gas/i386/optimize-3.d: Likewise.
122 * testsuite/gas/i386/optimize-4.d: Likewise.
123 * testsuite/gas/i386/optimize-5.d: Likewise.
124 * testsuite/gas/i386/x86-64-optimize-2.d: Likewise.
125 * testsuite/gas/i386/x86-64-optimize-3.d: Likewise.
126 * testsuite/gas/i386/x86-64-optimize-4.d: Likewise.
127 * testsuite/gas/i386/x86-64-optimize-5.d: Likewise.
128 * testsuite/gas/i386/x86-64-optimize-6.d: Likewise.
129 * testsuite/gas/i386/optimize-7.d: New file.
130 * testsuite/gas/i386/optimize-7.s: Likewise.
131 * testsuite/gas/i386/x86-64-optimize-8.d: Likewise.
132 * testsuite/gas/i386/x86-64-optimize-8.s: Likewise.
133
99112332
L
1342019-03-18 H.J. Lu <hongjiu.lu@intel.com>
135
136 * config/tc-i386.c (optimize_encoding): Encode 256-bit/512-bit
137 VEX/EVEX vector register clearing instructions with 128-bit VEX
138 vector register clearing instructions at -O1.
139 * doc/c-i386.texi: Update -O1 and -O2 documentation.
140 * testsuite/gas/i386/i386.exp: Run optimize-1a and
141 x86-64-optimize-2a.
142 * testsuite/gas/i386/optimize-1a.d: New file.
143 * testsuite/gas/i386/x86-64-optimize-2a.d: Likewise.
144
41fd2579
L
1452019-03-17 H.J. Lu <hongjiu.lu@intel.com>
146
147 PR gas/24353
148 * config/tc-i386.c: Include <limits.h> if it exists and try
149 including <sys/param.h> if we have it.
150 (INT_MAX): Define if not defined.
151 (md_parse_option): Set optimize to INT_MAX for -Os.
152 * testsuite/gas/i386/optimize-2.s: Add a test.
153 * testsuite/gas/i386/x86-64-optimize-3.s: Likewise.
154 * testsuite/gas/i386/optimize-2.d: Updated.
155 * testsuite/gas/i386/x86-64-optimize-3.d: Likewise.
156
dd22218c
L
1572019-03-17 H.J. Lu <hongjiu.lu@intel.com>
158
159 PR gas/24352
160 * config/tc-i386.c (optimize_encoding): Encode 512-bit EVEX
161 with 128-bit VEX encoding only when AVX is enabled and with
162 128-bit EVEX encoding only when AVX512VL is enabled.
163 * testsuite/gas/i386/i386.exp: Run PR gas/24352 tests.
164 * testsuite/gas/i386/optimize-6.s: New file.
165 * testsuite/gas/i386/optimize-6a.d: Likewise.
166 * testsuite/gas/i386/optimize-6b.d: Likewise.
167 * testsuite/gas/i386/optimize-6c.d: Likewise.
168 * testsuite/gas/i386/x86-64-optimize-7.s: Likewise.
169 * testsuite/gas/i386/x86-64-optimize-7a.d: Likewise.
170 * testsuite/gas/i386/x86-64-optimize-7b.d: Likewise.
171 * testsuite/gas/i386/x86-64-optimize-7c.d: Likewise.
172 * testsuite/gas/i386/x86-64-optimize-2.d: Updated.
173
1c529385
LH
1742019-03-15 Li Hao <li.hao296@zte.com.cn>
175
176 PR 24308
177 * config/tc-i386.c (parse_insn): Check mnemp before using it to
178 determine if a suffix can be trimmed.
179
204f543c
CE
1802019-03-13 Christian Eggers <ceggers@gmx.de>
181
182 * dwarf2dbg.c (out_set_addr): Align relocation within .debug_line.
183
145c4477
CE
1842019-03-13 Christian Eggers <ceggers@gmx.de>
185
186 * dwarf2dbg.c (out_debug_line): Pad size of .debug_line section.
187
5c4e5fe6
CE
1882019-03-13 Christian Eggers <ceggers@gmx.de>
189
190 * dwarf2dbg.c (out_debug_str): Use octets for .debug_string pointers.
191
38c24f42
CE
1922019-03-13 Christian Eggers <ceggers@gmx.de>
193
194 * dwarf2dbg.c (out_debug_line): Use octets for .debug_line prologue.
195
72354279
CE
1962019-03-13 Christian Eggers <ceggers@gmx.de>
197
198 * dwarf2dbg.c (out_debug_line): Use octets for dwarf2 headers.
199 (out_debug_aranges, out_debug_info): Likewise.
200
d18d1999
CE
2012019-03-13 Christian Eggers <ceggers@gmx.de>
202
203 * symbols.h (symbol_temp_new_now_octets): Declare.
204 (symbol_set_value_now_octets, symbol_octets_p): Declare.
205 * symbols.c (struct symbol_flags): New member sy_octets.
206 (symbol_temp_new_now_octets): New function.
207 (resolve_symbol_value): Return octets instead of bytes if
208 sy_octets is set.
209 (symbol_set_value_now_octets): New function.
210 (symbol_octets_p): New function.
211
71250b94
CE
2122019-03-13 Christian Eggers <ceggers@gmx.de>
213
214 * dwarf2dbg.c (dwarf2_emit_insn): Fix calculation of line info offset.
215
0919bfe9
AK
2162019-03-12 Andreas Krebbel <krebbel@linux.ibm.com>
217
218 * testsuite/gas/s390/zarch-arch13.s: Adjust testcase to optable changes.
219 * testsuite/gas/s390/zarch-arch13.d: Likewise.
220
52d6f3ee
MM
2212019-02-27 Matthew Malcomson <matthew.malcomson@arm.com>
222
223 * testsuite/gas/aarch64/dotproduct.d: Use multiple "as" lines.
224 * testsuite/gas/aarch64/dotproduct_armv8_4.d: Remove.
225 * testsuite/gas/aarch64/dotproduct_armv8_4.s: Remove.
226 * testsuite/gas/aarch64/illegal-dotproduct.d: Use multiple "as"
227 lines.
228 * testsuite/gas/aarch64/ldst-rcpc-armv8_2.d: Remove.
229 * testsuite/gas/aarch64/ldst-rcpc.d: Use multiple "as" lines.
230
a894d76a
AM
2312019-02-24 Alan Modra <amodra@gmail.com>
232
233 * config/tc-ppc.c (parse_tls_arg): Wrap in #ifdef OBJ_ELF.
234
f616c36b
AM
2352019-02-24 Alan Modra <amodra@gmail.com>
236
237 PR 24144
238 * config/obj-aout.c (obj_aout_frob_file_before_fix): Write to end
239 of section to ensure file contents cover aligned section size.
240
83f43c83
KT
2412019-02-22 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
242
243 * config/tc-arm.c (arm_cpus): Add neoverse-n1.
244 * doc/c-arm.texi (-mcpu): Document neoverse-n1 value.
245
516dbc44
KT
2462019-02-22 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
247
248 * config/tc-aarch64.c (aarch64_cpus): Add neoverse-e1.
249 * doc/c-aarch64.texi (-mcpu): Document neoverse-e1 value.
250
38e75bf2
KT
2512019-02-22 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
252
253 * config/tc-aarch64.c (aarch64_cpus): Add neoverse-n1.
254 * doc/c-aarch64.texi (-mcpu): Document neoverse-n1 value.
255
6f2117ba
PH
2562019-02-19 Paul Hua <paul.hua.gm@gmail.com>
257
258 * NEWS: Mention -m[no-]fix-loongson3-llsc.
259 * configure.ac: Add --enable-mips-fix-loongson3-llsc.
260 Define DEFAULT_MIPS_FIX_LOONGSON3_LLSC.
261 * config.in: Regenerated.
262 * configure: Likewise.
263 * config/tc-mips.c (sync_insn, mips_fix_loongson3_llsc):
264 New variables.
265 (options): New OPTION_FIX_LOONGSON3_LLSC,
266 OPTION_NO_FIX_LOONGSON3_LLSC.
267 (md_longopts): Add -m[no-]fix-loongson3-llsc.
268 (md_begin): Initialize sync insn.
269 (fix_loongson3_llsc): New.
270 (append_insn): Call fix_loongson3_llsc.
271 (md_parse_option): Handle OPTION_FIX_LOONGSON3_LLSC,
272 OPTION_NO_FIX_LOONGSON3_LLSC.
273 (md_show_usage): Display -m[no-]fix-loongson3-llsc.
274 * doc/c-mips.texi: Document -m[no-]fix-loongson3-llsc,
275 --enable-mips-fix-loongson3-llsc=[yes|no].
276
db222310
L
2772019-02-10 H.J. Lu <hongjiu.lu@intel.com>
278
279 PR gas/24165
280 * frags.c (frag_var_init): Pass max_chars to TC_FRAG_INIT as
281 max_bytes.
282 * config/tc-aarch64.h (TC_FRAG_INIT): Add and pass max_bytes to
283 aarch64_init_frag.
284 * /config/tc-arm.h (TC_FRAG_INIT): And and pass max_bytes to
285 arm_init_frag.
286 * config/tc-avr.h (TC_FRAG_INIT): And and ignore max_bytes.
287 * config/tc-ia64.h (TC_FRAG_INIT): Likewise.
288 * config/tc-mmix.h (TC_FRAG_INIT): Likewise.
289 * config/tc-nds32.h (TC_FRAG_INIT): Likewise.
290 * config/tc-ns32k.h (TC_FRAG_INIT): Likewise.
291 * config/tc-rl78.h (TC_FRAG_INIT): Likewise.
292 * config/tc-rx.h (TC_FRAG_INIT): Likewise.
293 * config/tc-score.h (TC_FRAG_INIT): Likewise.
294 * config/tc-tic54x.h (TC_FRAG_INIT): Likewise.
295 * config/tc-tic6x.h (TC_FRAG_INIT): Likewise.
296 * config/tc-xtensa.h (TC_FRAG_INIT): Likewise.
297 * config/tc-i386.h (MAX_MEM_FOR_RS_ALIGN_CODE): Set to
298 (alignment ? ((1 << alignment) - 1) : 1)
299 (i386_tc_frag_data): Add max_bytes.
300 (TC_FRAG_INIT): Add and track max_bytes.
301 (HANDLE_ALIGN): Replace MAX_MEM_FOR_RS_ALIGN_CODE with
302 fragP->tc_frag_data.max_bytes.
303 * doc/internals.texi: Update TC_FRAG_TYPE with max_bytes.
304
21820ebe
JW
3052019-02-08 Jim Wilson <jimw@sifive.com>
306
307 * config/tc-riscv.c (validate_riscv_insn) <'C'>: Add 'z' support.
308 (riscv_ip) <'C'>: Add 'z' support.
309
f7dd2fb2
TC
3102019-02-07 Tamar Christina <tamar.christina@arm.com>
311
312 * config/tc-arm.c (insns): Redefine THUMB_VARIANT and ARM_VARIANT for
313 hlt to armv1.
314 * testsuite/gas/arm/armv8a-automatic-hlt.d: Update TAGs
315 * testsuite/gas/arm/hlt.d: New test.
316 * testsuite/gas/arm/hlt.s: New test.
317
bd756351
TC
3182019-02-07 Tamar Christina <tamar.christina@arm.com>
319
320 * testsuite/gas/aarch64/undefined_advsimd_armv8_3.d: New test.
321 * testsuite/gas/aarch64/undefined_advsimd_armv8_3.s: New test.
322
6456d318
TC
3232019-02-07 Tamar Christina <tamar.christina@arm.com>
324
325 PR binutils/23212
326 * testsuite/gas/aarch64/undefined_by_elem_sz_l.s: New test.
327 * testsuite/gas/aarch64/undefined_by_elem_sz_l.d: New test.
328
0e7e9601
EB
3292019-02-07 Eric Botcazou <ebotcazou@adacore.com>
330
331 * config/tc-visium.c (md_assemble) <mode_cad>: Align instruction on
332 64-bit boundaries for the GR6.
333 * testsuite/gas/visium/allinsn_gr6.s: Tweak.
334 * testsuite/gas/visium/allinsn_gr6.d: Likewise.
335 * testsuite/gas/visium/bra-1.d: New test.
336 * testsuite/gas/visium/bra-1.s: Likewise.
337 * testsuite/gas/visium/visium.exp: Run bra-1 test.
338
c6f14c0d
JD
3392019-01-31 John Darrington <john@darrington.wattle.id.au>
340
341 * config/tc-s12z.c (lex_imm): Add new argument exp_o.
342 (emit_reloc): New function.
343 (md_apply_fix): [BFD_RELOC_S12Z_OPR] Recognise that it
344 can be either 2 bytes or 3 bytes long.
345 * testsuite/gas/s12z/mov-imm-reloc.d: New file.
346 * testsuite/gas/s12z/mov-imm-reloc.s: New file.
347 * testsuite/gas/s12z/s12z.exp: Add them.
348
91bae991
JD
3492019-01-31 John Darrington <john@darrington.wattle.id.au>
350
351 * config/tc-s12z.c (md_apply_fix): Fix incorrect limits.
352 * testsuite/gas/s12z/pc-rel-bad.d: New file.
353 * testsuite/gas/s12z/pc-rel-bad.l: New file.
354 * testsuite/gas/s12z/pc-rel-bad.s: New file.
355 * testsuite/gas/s12z/pc-rel-good.d: New file.
356 * testsuite/gas/s12z/pc-rel-good.s: New file.
357 * testsuite/gas/s12z/s12z.exp: Add them.
358
1d4d8669
JD
3592019-01-31 John Darrington <john@darrington.wattle.id.au>
360
361 * config/tc-s12z.c (tfr): Emit warning if operands are the same.
362 * testsuite/gas/s12z/exg.d: New test case.
363 * testsuite/gas/s12z/exg.l: New file.
364
8b3a46f9
JD
3652019-01-31 John Darrington <john@darrington.wattle.id.au>
366
367 * config/tc-s12z.c (lex_opr): Add a parameter to indicate whether
368 immediate mode operands should be permitted.
369 * testsuite/s12z/imm-dest.d: New file.
370 * testsuite/s12z/imm-dest.l: New file.
371 * testsuite/s12z/imm-dest.s: New file.
372 * testsuite/s12z/s12z.exp: Add them.
373
fc60b8c8
AK
3742019-01-31 Andreas Krebbel <krebbel@linux.ibm.com>
375
376 * config/tc-s390.c (s390_parse_cpu): New entry for arch13.
377 * doc/c-s390.texi: Document arch13 march option.
378 * testsuite/gas/s390/s390.exp: Run the arch13 related tests.
379 * testsuite/gas/s390/zarch-arch13.d: New test.
380 * testsuite/gas/s390/zarch-arch13.s: New test.
381 * testsuite/gas/s390/zarch-z13.d: Expect the renamed mnemonics
382 also for z13.
383
3ca4a8ec
AM
3842019-01-31 Alan Modra <amodra@gmail.com>
385
386 * config/tc-alpha.c (md_apply_fix): Correct range checks for
387 BFD_RELOC_ALPHA_NOP, BFD_RELOC_ALPHA_LDA, BFD_RELOC_ALPHA_BSR.
388 * config/tc-arm.c (md_apply_fix): Use llabs rather than abs.
389 * config/tc-csky.c (get_macro_reg_vals): Pass s to csky_show_error.
390
75c1c971
MF
3912019-01-28 Max Filippov <jcmvbkbc@gmail.com>
392
393 * config/tc-xtensa.c (md_apply_fix): Mark fixups for constant
394 symbols as done in md_apply_fix.
395 * testsuite/gas/all/forward.d: Don't XFAIL for xtensa.
396
2d151af7
NC
3972019-01-28 Nick Clifton <nickc@redhat.com>
398
399 * po/fr.po: Updated French translation.
400 * po/ru.po: Updated Russian translation.
401
e044973b
AM
4022019-01-28 Alan Modra <amodra@gmail.com>
403
404 * configure.ac (ac_checking): Set from bfd/development.sh
405 development variable.
406 * configure: Regenerate.
407
e10620d3
TC
4082019-01-25 Sudakshina Das <sudi.das@arm.com>
409
410 * config/tc-aarch64.c (warn_unpredictable_ldst): Exempt
411 stg, st2g, stzg and stz2g from Xt == Xn with writeback warning.
412 * testsuite/gas/aarch64/armv8_5-a-memtag.d: Change tests for
413 stg, stzg, st2g and stz2g.
414 * testsuite/gas/aarch64/armv8_5-a-memtag.s: Likewise.
415 * testsuite/gas/aarch64/illegal-memtag.l: Likewise.
416 * testsuite/gas/aarch64/illegal-memtag.s: Likewise.
417
20a4ca55
SD
4182019-01-25 Sudakshina Das <sudi.das@arm.com>
419
420 * testsuite/gas/aarch64/armv8_5-a-memtag.d: New tests for stzgm.
421 * testsuite/gas/aarch64/armv8_5-a-memtag.s: Likewise.
422 * testsuite/gas/aarch64/illegal-memtag.l: Likewise.
423 * testsuite/gas/aarch64/illegal-memtag.s: Likewise.
424
550fd7bf
SD
4252019-01-25 Sudakshina Das <sudi.das@arm.com>
426 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
427
428 * config/tc-aarch64.c (parse_address_main): Remove support for
429 [base]! address expression.
430 (parse_operands): Remove support for AARCH64_OPND_ADDR_SIMPLE_2.
431 (warn_unpredictable_ldst): Remove support for ldstgv_indexed.
432 * testsuite/gas/aarch64/armv8_5-a-memtag.d: Remove tests for ldgv
433 and stgv.
434 * testsuite/gas/aarch64/armv8_5-a-memtag.s: Likewise.
435 * testsuite/gas/aarch64/illegal-memtag.l: Likewise.
436 * testsuite/gas/aarch64/illegal-memtag.s: Likewise.
437
10c172ba
WH
4382019-01-25 Wu Heng <wu.heng@zte.com.cn>
439
440 PR gas/23940
441 * macro.c (getstring): Check array bound before accessing.
442
0c56b5cf
AM
4432019-01-25 Alan Modra <amodra@gmail.com>
444
445 PR 20902
446 PR 24125
447 * read.c (stringer): Delete assertion.
448
375cd423
NC
4492019-01-21 Nick Clifton <nickc@redhat.com>
450
451 * po/uk.po: Updated Ukranian translation.
452
f48dfe41
NC
4532019-01-19 Nick Clifton <nickc@redhat.com>
454
455 * config.in: Regenerate.
456 * configure: Regenerate.
457 * po/gas.pot: Regenerate.
458
f974f26c
NC
4592018-06-24 Nick Clifton <nickc@redhat.com>
460
461 2.32 branch created.
462
dee3ee22
TC
4632019-01-17 Tamar Christina <tamar.christina@arm.com>
464
465 * testsuite/gas/arm/archv6t2-1-pe.d: New test.
466 * testsuite/gas/arm/archv6t2-1.d: Skip pe.
467 * testsuite/gas/arm/csdb.d: Skip pe.
468 * testsuite/gas/arm/sb-thumb1-pe.d: New test.
469 * testsuite/gas/arm/sb-thumb1.d: Skip pe.
470 * testsuite/gas/arm/sb-thumb2-pe.d: New test.
471 * testsuite/gas/arm/sb-thumb2.d: Skip pe.
472 * testsuite/gas/arm/udf.d: Skip pe.
473
a4bf3d07
JW
4742019-01-16 Kito Cheng <kito@andestech.com>
475
476 * testsuite/gas/riscv/attribute-empty.d: New.
477
2dc8dd17
JW
4782019-01-16 Kito Cheng <kito@andestech.com>
479 Nelson Chu <nelson@andestech.com>
480
481 * config/tc-riscv.c (DEFAULT_RISCV_ATTR): Define to 0 if not defined.
482 (riscv_set_options): Add `arch_attr` field.
483 (riscv_opts): Set default value for arch_attr.
484 (riscv_write_out_arch_attr): New.
485 (riscv_set_public_attributes): Likewise.
486 (riscv_md_end): Likewise.
487 (riscv_convert_symbolic_attribute): Likewise.
488 (s_riscv_attribute): Likewise.
489 (explicit_arch_attr): Likewise.
490 (riscv_pseudo_table): Add .attribute to the table.
491 (options): Add OPTION_ARCH_ATTR and OPTION_NO_ARCH_ATTR
492 enumeration constants.
493 (md_longopts): Add `march-attr' and `mno-arch-attr' options.
494 (md_parse_option): Handle the new options.
495 (md_show_usage): Document the `march-attr' option.
496 * config/tc-riscv.h (md_end): Define as riscv_md_end
497 (riscv_md_end): Declare.
498 (CONVERT_SYMBOLIC_ATTRIBUTE): Define as
499 riscv_convert_symbolic_attribute.
500 (riscv_convert_symbolic_attribute): Declare.
501 (start_assemble): Declare.
502 * testsuite/gas/elf/elf.exp: Adjust test case for section2.e.
503 * testsuite/gas/elf/section2.e-riscv: New.
504 * testsuite/gas/riscv/attribute-01.d: New test
505 * testsuite/gas/riscv/attribute-02.d: Likewise.
506 * testsuite/gas/riscv/attribute-03.d: Likewise.
507 * testsuite/gas/riscv/attribute-04.d: Likewise.
508 * testsuite/gas/riscv/attribute-04.s: Likewise.
509 * testsuite/gas/riscv/attribute-05.d: Likewise.
510 * testsuite/gas/riscv/attribute-05.s: Likewise.
511 * testsuite/gas/riscv/attribute-06.d: Likewise.
512 * testsuite/gas/riscv/attribute-06.s: Likewise.
513 * testsuite/gas/riscv/attribute-07.d: Likewise.
514 * testsuite/gas/riscv/attribute-07.s: Likewise.
515 * testsuite/gas/riscv/attribute-08.d: Likewise.
516 * testsuite/gas/riscv/attribute-08.s: Likewise.
517 * testsuite/gas/riscv/attribute-unknown.d: Likewise.
518 * testsuite/gas/riscv/attribute-unknown.s: Likewise.
519 * testsuite/gas/riscv/empty.l: Likewise.
520 * doc/c-riscv.texi (.attribute): Add documentation.
521 * configure.ac (--enable-default-riscv-attribute): New options.
522 * configure: Re-generate.
523 * config.in: Re-generate.
524
d5dcaf1b
JD
5252019-01-16 John Darrington <john@darrington.wattle.id.au>
526
e7b47f2e
JD
527 * config/tc-s12z.c (lex_reg_name): Compare the length of the strings
528 before the contents.
529 * testsuite/gas/s12z/labels.d: New file.
530 * testsuite/gas/s12z/labels.s: New file.
531 * testsuite/gas/s12z/s12z.exp: Add them.
532 * config/tc-s12z.c (tfr): Change as_bad to as_warn.
77fdb0e0 533 Also fix message typo and semantics.
e7b47f2e 534 * config/tc-s12z.c (emit_opr): Emit BFD_RELOC_S12Z_OPR instead of
d5dcaf1b
JD
535 BFD_RELOC_24.
536 * testsuite/gas/s12z/opr-indirect-expr.d: Expect R_S12Z_OPR instead
537 of R_S12Z_EXT24.
538
55e8aae7
SP
5392019-01-14 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
540
541 * config/tc-arm.c (arm_ext_v6k_v6t2): Define.
542 (insns) [ARM_VARIANT]: Modified.
543 (insns) [THUMB_VARIANT]: To implement few ARMv6K instructions
544 in ARMv6T2 as well.
545 * testsuite/gas/arm/archv6t2-1.d: New test.
546 * testsuite/gas/arm/archv6t2-1.s: Likewise.
547 * testsuite/gas/arm/archv6t2-2.d: Likewise.
548
c7af41ec
AM
5492019-01-11 Alan Modra <amodra@gmail.com>
550
551 PR 23963
552 * testsuite/gas/m68hc11/lbranch-dwarf2.d: Adjust for PR23963 change.
553 * testsuite/gas/m68hc11/opers12-dwarf2.d: Likewise.
554
12add40e
NC
5552019-01-10 Nick Clifton <nickc@redhat.com>
556
557 PR 23963
59aa9b0b
NC
558 * testsuite/gas/mips/mips16-branch-absolute-1.d: Adjust for the
559 fact that control characters are now displayed as escape
560 sequences.
12add40e
NC
561 * testsuite/gas/mips/mips16-e.d: Likewise.
562 * testsuite/gas/mips/mips16-pcrel-0.d: Likewise.
563 * testsuite/gas/mips/mips16-pcrel-1.d: Likewise.
564 * testsuite/gas/mips/mips16-pcrel-delay-0.d: Likewise.
565 * testsuite/gas/mips/mips16-pcrel-delay-1.d: Likewise.
566 * testsuite/gas/mips/mips16-pcrel-n32-0.d: Likewise.
567 * testsuite/gas/mips/mips16-pcrel-n32-1.d: Likewise.
568 * testsuite/gas/mips/mips16-pcrel-n64-sym32-0.d: Likewise.
569 * testsuite/gas/mips/mips16-pcrel-n64-sym32-1.d: Likewise.
570 * testsuite/gas/mips/mips16e2@mips16-pcrel-0.d: Likewise.
571 * testsuite/gas/mips/mips16e2@mips16-pcrel-1.d: Likewise.
572 * testsuite/gas/mips/mips16e2@mips16-pcrel-delay-0.d: Likewise.
573 * testsuite/gas/mips/mips16e2@mips16-pcrel-delay-1.d: Likewise.
574 * testsuite/gas/mips/mips16e2@mips16-pcrel-n32-0.d: Likewise.
575 * testsuite/gas/mips/mips16e2@mips16-pcrel-n32-1.d: Likewise.
576 * testsuite/gas/mips/mips16e2@mips16-pcrel-n64-sym32-0.d:
577 Likewise.
578 * testsuite/gas/mips/mips16e2@mips16-pcrel-n64-sym32-1.d:
579 Likewise.
580 * testsuite/gas/mips/mipsel16-e.d: Likewise.
581 * testsuite/gas/mips/mipsr6@msa.d: Likewise.
582 * testsuite/gas/mips/mipsr6@relax-swap3.d: Likewise.
583 * testsuite/gas/mips/r6-64-n32.d: Likewise.
584 * testsuite/gas/mips/r6-64-n64.d: Likewise.
585 * testsuite/gas/mips/r6-n32.d: Likewise.
586 * testsuite/gas/mips/r6-n64.d: Likewise.
587 * testsuite/gas/mips/r6.d: Likewise.
588 * testsuite/gas/mips/tmips16-e.d: Likewise.
589 * testsuite/gas/mips/tmipsel16-e.d: Likewise.
590 * testsuite/gas/mn10300/relax.d: Likewise.
591
39f286cd
JD
5922019-01-09 John Darrington <john@darrington.wattle.id.au>
593
594 * testsuite/gas/s12z/jsr.s: New case.
595 * testsuite/gas/s12z/jsr.d: New case.
596
3107326d
AP
5972019-01-09 Andrew Paprocki <andrew@ishiboo.com>
598
599 * configure: Regenerate.
600
c8fcc360
KT
6012019-01-08 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
602
603 * config/tc-aarch64.c (aarch64_cpus): Add ares.
604 * doc/c-aarch64.texi (-mcpu): Document ares value.
605
171b8e19
AM
6062019-01-08 Alan Modra <amodra@gmail.com>
607
608 * testsuite/gas/rx/rx.exp: Create generated test source in
609 current directory.
610 * testsuite/gas/rx/Xtod.d, * testsuite/gas/rx/abs.d,
611 * testsuite/gas/rx/adc.d, * testsuite/gas/rx/add.d,
612 * testsuite/gas/rx/and.d, * testsuite/gas/rx/bclr.d,
613 * testsuite/gas/rx/bcnd.d, * testsuite/gas/rx/bfmov.d,
614 * testsuite/gas/rx/bmcnd.d, * testsuite/gas/rx/bnot.d,
615 * testsuite/gas/rx/bra.d, * testsuite/gas/rx/brk.d,
616 * testsuite/gas/rx/bset.d, * testsuite/gas/rx/bsr.d,
617 * testsuite/gas/rx/btst.d, * testsuite/gas/rx/clrpsw.d,
618 * testsuite/gas/rx/cmp.d, * testsuite/gas/rx/dabs.d,
619 * testsuite/gas/rx/dadd.d, * testsuite/gas/rx/dbt.d,
620 * testsuite/gas/rx/dcmp.d, * testsuite/gas/rx/ddiv.d,
621 * testsuite/gas/rx/div.d, * testsuite/gas/rx/divu.d,
622 * testsuite/gas/rx/dmov.d, * testsuite/gas/rx/dmul.d,
623 * testsuite/gas/rx/dneg.d, * testsuite/gas/rx/dpopm.d,
624 * testsuite/gas/rx/dpushm.d, * testsuite/gas/rx/dround.d,
625 * testsuite/gas/rx/dsqrt.d, * testsuite/gas/rx/dsub.d,
626 * testsuite/gas/rx/dtoX.d, * testsuite/gas/rx/emaca.d,
627 * testsuite/gas/rx/emsba.d, * testsuite/gas/rx/emul.d,
628 * testsuite/gas/rx/emula.d, * testsuite/gas/rx/emulu.d,
629 * testsuite/gas/rx/fadd.d, * testsuite/gas/rx/fcmp.d,
630 * testsuite/gas/rx/fdiv.d, * testsuite/gas/rx/fmul.d,
631 * testsuite/gas/rx/fsqrt.d, * testsuite/gas/rx/fsub.d,
632 * testsuite/gas/rx/ftoi.d, * testsuite/gas/rx/ftou.d,
633 * testsuite/gas/rx/gprel.d, * testsuite/gas/rx/int.d,
634 * testsuite/gas/rx/itof.d, * testsuite/gas/rx/jmp.d,
635 * testsuite/gas/rx/jsr.d, * testsuite/gas/rx/machi.d,
636 * testsuite/gas/rx/maclh.d, * testsuite/gas/rx/maclo.d,
637 * testsuite/gas/rx/max.d, * testsuite/gas/rx/min.d,
638 * testsuite/gas/rx/mov.d, * testsuite/gas/rx/movco.d,
639 * testsuite/gas/rx/movli.d, * testsuite/gas/rx/movu.d,
640 * testsuite/gas/rx/msbhi.d, * testsuite/gas/rx/msblh.d,
641 * testsuite/gas/rx/msblo.d, * testsuite/gas/rx/mul.d,
642 * testsuite/gas/rx/mulhi.d, * testsuite/gas/rx/mullh.d,
643 * testsuite/gas/rx/mullo.d, * testsuite/gas/rx/mvfacgu.d,
644 * testsuite/gas/rx/mvfachi.d, * testsuite/gas/rx/mvfaclo.d,
645 * testsuite/gas/rx/mvfacmi.d, * testsuite/gas/rx/mvfc.d,
646 * testsuite/gas/rx/mvfcp.d, * testsuite/gas/rx/mvfdc.d,
647 * testsuite/gas/rx/mvfdr.d, * testsuite/gas/rx/mvtacgu.d,
648 * testsuite/gas/rx/mvtachi.d, * testsuite/gas/rx/mvtaclo.d,
649 * testsuite/gas/rx/mvtc.d, * testsuite/gas/rx/mvtcp.d,
650 * testsuite/gas/rx/mvtdc.d, * testsuite/gas/rx/neg.d,
651 * testsuite/gas/rx/nop.d, * testsuite/gas/rx/not.d,
652 * testsuite/gas/rx/opecp.d, * testsuite/gas/rx/or.d,
653 * testsuite/gas/rx/pop.d, * testsuite/gas/rx/popc.d,
654 * testsuite/gas/rx/popm.d, * testsuite/gas/rx/push.d,
655 * testsuite/gas/rx/pushc.d, * testsuite/gas/rx/pushm.d,
656 * testsuite/gas/rx/r-bcc.d, * testsuite/gas/rx/r-bra.d,
657 * testsuite/gas/rx/racl.d, * testsuite/gas/rx/racw.d,
658 * testsuite/gas/rx/rdacl.d, * testsuite/gas/rx/rdacw.d,
659 * testsuite/gas/rx/revl.d, * testsuite/gas/rx/revw.d,
660 * testsuite/gas/rx/rmpa.d, * testsuite/gas/rx/rolc.d,
661 * testsuite/gas/rx/rorc.d, * testsuite/gas/rx/rotl.d,
662 * testsuite/gas/rx/rotr.d, * testsuite/gas/rx/round.d,
663 * testsuite/gas/rx/rstr.d, * testsuite/gas/rx/rte.d,
664 * testsuite/gas/rx/rtfi.d, * testsuite/gas/rx/rts.d,
665 * testsuite/gas/rx/rtsd.d, * testsuite/gas/rx/sat.d,
666 * testsuite/gas/rx/satr.d, * testsuite/gas/rx/save.d,
667 * testsuite/gas/rx/sbb.d, * testsuite/gas/rx/sccnd.d,
668 * testsuite/gas/rx/scmpu.d, * testsuite/gas/rx/setpsw.d,
669 * testsuite/gas/rx/shar.d, * testsuite/gas/rx/shll.d,
670 * testsuite/gas/rx/shlr.d, * testsuite/gas/rx/smovb.d,
671 * testsuite/gas/rx/smovf.d, * testsuite/gas/rx/smovu.d,
672 * testsuite/gas/rx/sstr.d, * testsuite/gas/rx/stnz.d,
673 * testsuite/gas/rx/stz.d, * testsuite/gas/rx/sub.d,
674 * testsuite/gas/rx/suntil.d, * testsuite/gas/rx/swhile.d,
675 * testsuite/gas/rx/tst.d, * testsuite/gas/rx/utof.d,
676 * testsuite/gas/rx/wait.d, * testsuite/gas/rx/xchg.d,
677 * testsuite/gas/rx/xor.d: Add #source line.
678
ef8df4ca
KT
6792019-01-07 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
680
681 * config/tc-arm.c (arm_cpus): Add ares.
682 * doc/c-arm.texi (-mcpu): Document ares value.
683
6a25bee8
YS
6842019-01-05 Yoshinori Sato <ysato@users.sourceforge.jp>
685
686 * config/rx-defs.h (rx_cpu_types): Add type RXV3 and RXV3FPU.
687 (rx_bfield): Add prototype.
688 (rx_post): Likewise.
689 * config/rx-parse.y: Add v3 instructions and Double FPU registers.
690 (DSIZE): Define.
691 (POST): Define.
692 (rx_check_v3): New. check v3 type.
693 (rx_check_dfpu): New. check have double support.
694 (double_condition_table): New. dcmp<cond> contiditon.
695 (check_condition): Multiple condition support.
696 (rx_lex): RXv3 instructions support.
697 Add parse dcmp<cond> instruction and Double FPU registers.
698 (immediate): Disable optimize in dmov #imm case.
699 (displacement): Add double displacement in dmov instraction.
700 * config/tc-rx.c (rx_use_conventional_section_names):
701 Invert default value in rx-*-linux target.
702 (cpu_type): Add additional ELF flags.
703 (cpu_type_list): Add RXv3.
704 (md_parse_option): Refer elf_flags from cpu_type_list.
705 (md_show_usage): Add rxv3 and rxv3-dfpu.
706 (rx_bytesT): Add post byte.
707 (rx_bfield): New. generate bfmov / bfmovz "imm" field.
708 (rx_post): New. Set instruction post byte.
709 (md_assemble): Add post byte.
710 doc/c-rx.texi: Add cpu types.
711 * testsuite/gas/rx/Xtod.d: New.
712 * testsuite/gas/rx/Xtod.sm: New.
713 * testsuite/gas/rx/bfmov.d: New.
714 * testsuite/gas/rx/bfmov.sm: New.
715 * testsuite/gas/rx/dabs.d: New.
716 * testsuite/gas/rx/dabs.sm: New.
717 * testsuite/gas/rx/dadd.d: New.
718 * testsuite/gas/rx/dadd.sm: New.
719 * testsuite/gas/rx/dcmp.d: New.
720 * testsuite/gas/rx/dcmp.sm: New.
721 * testsuite/gas/rx/ddiv.d: New.
722 * testsuite/gas/rx/ddiv.sm: New.
723 * testsuite/gas/rx/dmov.d: New.
724 * testsuite/gas/rx/dmov.sm: New.
725 * testsuite/gas/rx/dmul.d: New.
726 * testsuite/gas/rx/dmul.sm: New.
727 * testsuite/gas/rx/dneg.d: New.
728 * testsuite/gas/rx/dneg.sm: New.
729 * testsuite/gas/rx/dpopm.d: New.
730 * testsuite/gas/rx/dpopm.sm: New.
731 * testsuite/gas/rx/dpushm.d: New.
732 * testsuite/gas/rx/dpushm.sm: New.
733 * testsuite/gas/rx/dround.d: New.
734 * testsuite/gas/rx/dround.sm: New.
735 * testsuite/gas/rx/dsqrt.d: New.
736 * testsuite/gas/rx/dsqrt.sm: New.
737 * testsuite/gas/rx/dsub.d: New.
738 * testsuite/gas/rx/dsub.sm: New.
739 * testsuite/gas/rx/dtoX.d: New.
740 * testsuite/gas/rx/dtoX.sm: New.
741 * testsuite/gas/rx/macros.inc: Add double FPU registers.
742 * testsuite/gas/rx/mvfdc.d: New.
743 * testsuite/gas/rx/mvfdc.sm: New.
744 * testsuite/gas/rx/mvfdr.d: New.
745 * testsuite/gas/rx/mvfdr.sm: New.
746 * testsuite/gas/rx/mvtdc.d: New.
747 * testsuite/gas/rx/mvtdc.sm: New.
748 * testsuite/gas/rx/rstr.d: New.
749 * testsuite/gas/rx/rstr.sm: New.
750 * testsuite/gas/rx/rx.exp: Use rxv3-dfpu option.
751 * testsuite/gas/rx/save.d: New.
752 * testsuite/gas/rx/save.sm: New.
753 * testsuite/gas/rx/xor.d: New.
754 * testsuite/gas/rx/xor.sm: Add pattern.
755
1b2ed39c
WH
7562019-01-04 Wu Heng <wu.heng@zte.com.cn>
757
758 PR 24010
759 * macro.c (get_any_string): Check for end of input whilst scanning
760 for separators.
761
bdfb4455
WH
7622019-01-04 Wu Heng <wu.heng@zte.com.cn>
763
764 PR 24009
765 * read.c (stringer): Fix handling of missing '>' character at end
766 of <...> sequence.
767
82704155
AM
7682019-01-01 Alan Modra <amodra@gmail.com>
769
770 Update year range in copyright notice of all files.
771
d5c04e1b 772For older changes see ChangeLog-2018
3499769a 773\f
d5c04e1b 774Copyright (C) 2019 Free Software Foundation, Inc.
3499769a
AM
775
776Copying and distribution of this file, with or without modification,
777are permitted in any medium without royalty provided the copyright
778notice and this notice are preserved.
779
780Local Variables:
781mode: change-log
782left-margin: 8
783fill-column: 74
784version-control: never
785End:
This page took 0.248184 seconds and 4 git commands to generate.