2006-12-26 H.J. Lu <hongjiu.lu@intel.com>
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
70e41ade
L
12006-12-26 H.J. Lu <hongjiu.lu@intel.com>
2
3 * config/tc-i386.c (i386_immediate): Remove prototype.
4
9840d27e
KH
52006-12-25 Kazu Hirata <kazu@codesourcery.com>
6
7 * config/tc-m68k.c (cpu_of_arch): Add fido.
8 (m68k_archs, m68k_cpu): Add entries for fido.
9 (m68k_elf_final_processing): Handle EF_M68K_CPU32_FIDO_A.
10
8fce5f8c
ML
112006-12-25 Mei Ligang <ligang@sunnorth.com.cn>
12
13 * config/tc-score.c (build_lw_pic): Rename as build_lwst_pic.
14 Delete the code handling large constant for PIC.
15 Modify some comments.
16 (score_relax_frag): Decrease insn_addr in certain situation.
17 (s_score_cprestore): Change .cprestore syntax from ".cprestore offset"
18 to ".cprestore reg, offset".
19
ebff6cd5
KH
202006-12-23 Kazu Hirata <kazu@codesourcery.com>
21
22 * configure.tgt: Recognize fido.
23
2a962e6d
L
242006-12-15 H.J. Lu <hongjiu.lu@intel.com>
25
26 * config/tc-i386.c: Add a blank line bewteen function bodies.
27
fc225355
L
282006-12-15 H.J. Lu <hongjiu.lu@intel.com>
29
30 * config/tc-i386.c (build_modrm_byte): Reformat to 72 columns.
31
6008641e
DJ
322006-12-14 Daniel Jacobowitz <dan@codesourcery.com>
33
34 * Makefile.am (YFLAGS): Define.
35 * Makefile.in: Regenerated.
36
d1cbb4db
L
372006-12-14 H.J. Lu <hongjiu.lu@intel.com>
38
39 * config/tc-i386.c (match_template): Simplify 3 and 4 operand
40 match.
41
71903a11
L
422006-12-13 H.J. Lu <hongjiu.lu@intel.com>
43
44 * config/tc-i386.c (build_modrm_byte): Set the Operand_PCrel
45 bit only.
46
a5c311ca
L
472006-12-13 H.J. Lu <hongjiu.lu@intel.com>
48
49 * config/tc-i386.c (match_template): Use a for loop to set
50 operand_types array.
51
f48ff2ae
L
522006-12-13 H.J. Lu <hongjiu.lu@intel.com>
53
54 PR gas/3712
55 * config/tc-i386.c (match_template): Use MAX_OPERANDS for the
56 number of operands. Issue an error if MAX_OPERANDS != 4. Add
57 the 4th operand check.
58
c450d570
PB
592006-12-13 Paul Brook <paul@codesourcery.com>
60
61 * config/tc-arm.c (arm_arch_option_table): Add v7-{a,r,m}.
62 * doc/c-arm.texi: Fix spelling of ARMv7 profile variants.
63
eca5433b
L
642006-12-12 H.J. Lu <hongjiu.lu@intel.com>
65
66 * config/tc-i386.h (WordMem): Document it for 64 bit memory
67 reference.
68
37d037c1
DJ
692006-12-12 Daniel Jacobowitz <dan@codesourcery.com>
70
71 * doc/Makefile.am (as_TEXINFOS): Set.
72 (as.info as.dvi as.html): Delete rule.
73 * doc/Makefile.in: Regenerated.
74
d5fbea21
DJ
752006-12-11 Daniel Jacobowitz <dan@codesourcery.com>
76
77 * configure.in: Define GENINSRC_NEVER.
78 * doc/Makefile.am (as.info): Remove srcdir prefix.
79 (MAINTAINERCLEANFILES): Add info file.
80 (DISTCLEANFILES): Pretend to add info file.
81 * po/Make-in (.po.gmo): Put gmo files in objdir.
82 * configure, Makefile.in, doc/Makefile.in: Regenerated.
83
ffb08c80
L
842006-12-09 H.J. Lu <hongjiu.lu@intel.com>
85
86 * config/tc-i386.h (template): Use MAX_OPERANDS instead of 4
af26ccbe 87 for operand_types array.
ffb08c80 88
41d3b056
CG
892006-12-08 Christian Groessler <chris@groessler.org>
90
91 * config/tc-z8k.c (whatreg): Add comment describing function.
92 Return NULL if symbol name characters follow the register number.
93 (parse_reg): Use NULL instead of 0 for pointer values. Stop
94 processing if whatreg returned NULL.
95
c694fd50
KH
962006-12-07 Kazu Hirata <kazu@codesourcery.com>
97
98 * config/tc-m68k.c: Update uses of EF_M68K_*.
99
9021ec07
L
1002006-12-06 H.J. Lu <hjl@gnu.org>
101
102 * config/tc-i386.h: Change the prefix order to SEG_PREFIX,
103 ADDR_PREFIX, DATA_PREFIX, LOCKREP_PREFIX.
104
b3b1f034
JJ
1052006-12-02 Jakub Jelinek <jakub@redhat.com>
106
107 PR gas/3607
108 * subsegs.c (subseg_set_rest): Clear frch_cfi_data field.
109
f0291e4c
PB
1102006-12-01 Paul Brook <paul@codesourcery.com>
111
112 * config/tc-arm.c (arm_force_relocation): Return 1 for relocs against
113 function symbols.
114
e1da3f5b
PB
1152006-11-29 Paul Brook <paul@codesourcery.com>
116
117 * config/tc-arm.c (arm_is_eabi): New function.
118 * config/tc-arm.h (arm_is_eabi): New prototype.
119 (THUMB_IS_FUNC): Use ELF function type for EABI objects.
120 * doc/c-arm.texi (.thumb_func): Update documentation.
121
00249aaa
PB
1222006-11-29 Paul Brook <paul@codesourcery.com>
123
124 * config/tc-arm.c (do_vfp_sp_const, do_vfp_dp_const): Fix operans
125 encoding.
126
a7284bf1
BW
1272006-11-27 Sterling Augustine <sterling@tensilica.com>
128
129 * config/tc-xtensa.c (xtensa_sanity_check): Check for RELAX_IMMED
130 as the first slot_subtype, not the frag subtype.
131
2caa7ca0
BW
1322006-11-27 Bob Wilson <bob.wilson@acm.org>
133
134 * config/tc-xtensa.c (XSHAL_ABI): Add default definition.
135 (directive_state): Disable scheduling by default.
136 (xtensa_add_config_info): New.
137 (xtensa_end): Call xtensa_add_config_info.
138
062cf837
EB
1392006-11-27 Eric Botcazou <ebotcazou@adacore.com>
140
141 * config/tc-sparc.c (tc_gen_reloc): Turn aligned relocs into
142 their unaligned counterparts in debugging sections.
143
cefdba39
AM
1442006-11-24 Alan Modra <amodra@bigpond.net.au>
145
146 * config/tc-spu.c (md_pseudo_table): Add eqv and .eqv.
147
e821645d
DJ
1482006-11-22 Daniel Jacobowitz <dan@codesourcery.com>
149
150 * config/tc-arm.h (md_cons_align): Define.
151 (mapping_state): New prototype.
152 * config/tc-arm.c (mapping_state): Make global.
153
5ab504f9
AM
1542006-11-22 Alan Modra <amodra@bigpond.net.au>
155
156 * config/obj-elf.c (obj_elf_version): Use memcpy rather than strcpy.
157
98a16ee1
ML
1582006-11-16 Mei ligang <ligang@sunnorth.com.cn>
159
5ab504f9
AM
160 * config/tc-score.c (score_relax_frag): If next frag contains 32 bit
161 branch instruction, handle it specially.
98a16ee1
ML
162 (score_insns): Modify 32 bit branch instruction.
163
0023dd27
AM
1642006-11-16 Alan Modra <amodra@bigpond.net.au>
165
166 * symbols.c (resolve_symbol_value): Formatting.
167
bdf128d6
JB
1682006-11-15 Jan Beulich <jbeulich@novell.com>
169
170 PR/3469
171 * symbols.c (symbol_clone): Mark symbol ending up not on symbol
172 chain by linking it to itself.
173 (resolve_symbol_value): Also check symbol_shadow_p().
174 (symbol_shadow_p): New.
175 * symbols.h (symbol_shadow_p): Declare.
176
25fe350b
MS
1772006-11-12 Mark Shinwell <shinwell@codesourcery.com>
178
179 * config/tc-arm.c (do_t_czb): Rename to do_t_cbz.
180 (insns): Adjust accordingly.
181 (md_apply_fix): Alter comments to use CBZ instead of CZB.
182
0ffdc86c
NC
1832006-11-10 Pedro Alves <pedro_alves@portugalmail.pt>
184
185 * config/tc-arm.c (arm_fix_adjustable) [OBJ_COFF]: Delete.
186 (arm_fix_adjustable) [OBJ_ELF]: Use it on coff targets too.
187
6afdfa61
NC
1882006-11-10 Nick Clifton <nickc@redhat.com>
189
190 PR gas/3456:
191 * config/obj-elf.c (obj_elf_version): Do not include the name
192 field's padding in the namesz value.
193
d84bcf09
TS
1942006-11-09 Thiemo Seufer <ths@mips.com>
195
196 * config/tc-mips.c: Fix outdated comment.
197
b7d9ef37
L
1982006-11-08 H.J. Lu <hongjiu.lu@intel.com>
199
200 * config/tc-i386.h (CpuPNI): Removed.
201 (CpuUnknownFlags): Replace CpuPNI with CpuSSE3.
202 * config/tc-i386.c (md_assemble): Likewise.
203
05e7221f
AM
2042006-11-08 Alan Modra <amodra@bigpond.net.au>
205
206 * symbols.c (symbol_create, symbol_clone): Don't set udata.p.
207
df1f3cda
DD
2082006-11-06 David Daney <ddaney@avtrex.com>
209
210 * config/tc-mips.c (pic_need_relax): Return true for section symbols.
211
82100185
TS
2122006-11-06 Thiemo Seufer <ths@mips.com>
213
214 * doc/c-mips.texi (-march): Document sb1a.
215
a360e743
TS
2162006-11-06 Thiemo Seufer <ths@mips.com>
217
218 * config/tc-mips.c (mips_cpu_info_table): Remove 24k/24ke aliases.
219 34k always has DSP ASE.
220
64817874
TS
2212006-11-03 Thiemo Seufer <ths@mips.com>
222
223 * config/tc-mips.c (md_pcrel_from_section): Disallow PC relative
224 MIPS16 instructions referencing other sections, unless they are
225 external branches.
226
7764b395
TS
2272006-11-03 Thiemo Seufer <ths@mips.com>
228
229 * config/tc-mips.c (mips_cpu_info_table): The 25Kf is a MIPS64
230 release 1 CPU.
231
ae424f82
JJ
2322006-11-03 Jakub Jelinek <jakub@redhat.com>
233
9b8ae42e
JJ
234 * dw2gencfi.c (struct fde_entry): Add per_encoding, lsda_encoding,
235 personality and lsda.
236 (struct cie_entry): Add per_encoding, lsda_encoding and personality.
237 (alloc_fde_entry): Initialize per_encoding and lsda_encoding.
238 (cfi_pseudo_table): Handle .cfi_personality and .cfi_lsda.
239 (dot_cfi_personality, dot_cfi_lsda, encoding_size): New functions.
240 (output_cie): Output personality including its encoding and LSDA encoding.
241 (output_fde): Output LSDA.
242 (select_cie_for_fde): Don't share CIE if personality, its encoding or
243 LSDA encoding are different. Copy the 3 fields from fde_entry to
244 cie_entry.
245 * doc/as.texinfo (.cfi_personality, .cfi_lsda): Document.
246
ae424f82
JJ
247 * subsegs.h (struct frchain): Add frch_cfi_data field.
248 * dw2gencfi.c: Include subsegs.h.
249 (cur_fde_data, last_address, cur_cfa_offset, cfa_save_stack): Removed.
250 (struct frch_cfi_data): New type.
251 (unused_cfi_data): New variable.
252 (alloc_fde_entry): Move cur_fde_data, last_address, cur_cfa_offset
253 and cfa_save_stack static vars into a structure pointed from
254 each frchain.
255 (alloc_cfi_insn_data, cfi_new_fde, cfi_end_fde, cfi_set_return_column,
256 cfi_add_advance_loc, cfi_add_CFA_def_cfa, cfi_add_CFA_def_cfa_offset,
257 cfi_add_CFA_remember_state, cfi_add_CFA_restore_state, dot_cfi,
258 dot_cfi_escape, dot_cfi_startproc, dot_cfi_endproc, cfi_finish):
259 Likewise.
260
d1e50f8a
DJ
2612006-11-02 Daniel Jacobowitz <dan@codesourcery.com>
262
263 * config/tc-h8300.c (build_bytes): Fix const warning.
264
06d2da93
NC
2652006-11-01 Mei Ligang <ligang@sunnorth.com.cn>
266
267 * tc-score.c (do16_rdrs): Handle not! instruction especially.
268
3ba67470
PB
2692006-10-31 Paul Brook <paul@codesourcery.com>
270
271 * config/tc-arm.c (arm_adjust_symtab): Don't use STT_ARM_16BIT
272 for EABIv4.
273
7a1d4c38
PB
2742006-10-31 Paul Brook <paul@codesourcery.com>
275
276 gas/
277 * config/tc-arm.c (object_arch): New variable.
278 (s_arm_object_arch): New function.
279 (md_pseudo_table): Add object_arch.
280 (aeabi_set_public_attributes): Obey object_arch.
281 * doc/c-arm.texi: Document .object_arch.
282
b138abaa
NC
2832006-10-31 Mei Ligang <ligang@sunnorth.com.cn>
284
285 * tc-score.c (data_op2): Check invalid operands.
286 (my_get_expression): Const operand of some instructions can not be
287 symbol in assembly.
288 (get_insn_class_from_type): Handle instruction type Insn_internal.
289 (do_macro_ldst_label): Modify inst.type.
290 (Insn_PIC): Delete.
291 (data_op2): The immediate value in lw is 15 bit signed.
5ab504f9 292
c79b7c30
RC
2932006-10-29 Randolph Chung <tausq@debian.org>
294
295 * config/tc-hppa.c (hppa_cfi_frame_initial_instructions)
296 (hppa_regname_to_dw2regnum): New funcions.
297 * config/tc-hppa.h [OBJ_ELF] (TARGET_USE_CFIPOP): Define.
298 (tc_cfi_frame_initial_instructions)
299 (tc_regname_to_dw2regnum): Define.
300 (hppa_cfi_frame_initial_instructions)
301 (hppa_regname_to_dw2regnum): Declare.
302 (DWARF2_LINE_MIN_INSN_LENGTH, DWARF2_DEFAULT_RETURN_COLUMN)
303 (DWARF2_CIE_DATA_ALIGNMENT): Define.
304
e2785c44
NC
3052006-10-29 Nick Clifton <nickc@redhat.com>
306
307 * config/tc-spu.c (md_assemble): Cast printf string size parameter
308 to int in order to avoid a compiler warning.
309
86157c20
AS
3102006-10-27 Andrew Stubbs <andrew.stubbs@st.com>
311
312 * config/tc-sh.c (md_assemble): Define size of branches.
313
ba5f0fda
BE
3142006-10-26 Ben Elliston <bje@au.ibm.com>
315
316 * dw2gencfi.c (cfi_add_CFA_offset):
317 Assert DWARF2_CIE_DATA_ALIGNMENT is non-zero.
318
033cd5fd
BE
319 * write.c (chain_frchains_together_1): Assert that this function
320 never returns a pointer to the auto variable `dummy'.
321
e9f53129
AM
3222006-10-25 Trevor Smigiel <Trevor_Smigiel@playstation.sony.com>
323 Yukishige Shibata <shibata@rd.scei.sony.co.jp>
324 Nobuhisa Fujinami <fnami@rd.scei.sony.co.jp>
325 Takeaki Fukuoka <fukuoka@rd.scei.sony.co.jp>
326 Alan Modra <amodra@bigpond.net.au>
327
328 * config/tc-spu.c: New file.
329 * config/tc-spu.h: New file.
330 * configure.tgt: Add SPU support.
331 * Makefile.am: Likewise. Run "make dep-am".
332 * Makefile.in: Regenerate.
333 * po/POTFILES.in: Regenerate.
334
7b383517
BE
3352006-10-25 Ben Elliston <bje@au.ibm.com>
336
337 * expr.c (expr): Replace O_add case in switch (op_left) explaining
338 why it can never occur.
5ab504f9 339
ede602d7
AM
3402006-10-24 Andrew Pinski <andrew_pinski@playstation.sony.com>
341
342 * doc/c-ppc.texi (-mcell): Document.
343 * config/tc-ppc.c (parse_cpu): Parse -mcell.
344 (md_show_usage): Document -mcell.
345
7918206c
MM
3462006-10-23 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>
347
348 * doc/c-i386.texi : Document amdfam10,.sse4a and .abm in cpu_type.
349
878bcc43
AM
3502006-10-23 Alan Modra <amodra@bigpond.net.au>
351
352 * config/tc-m68hc11.c (md_assemble): Quiet warning.
353
8620418b
MF
3542006-10-19 Mike Frysinger <vapier@gentoo.org>
355
356 * config/tc-i386.c (md_parse_option): Use CONST_STRNEQ.
357 (x86_64_section_letter): Likewise.
358
b3549761
NC
3592006-10-19 Mei Ligang <ligang@sunnorth.com.cn>
360
361 * config/tc-score.c (build_relax_frag): Compute correct
362 tc_frag_data.fixp.
363
71a75f6f
MF
3642006-10-18 Roy Marples <uberlord@gentoo.org>
365
366 * config/tc-sparc.c (md_parse_option): Treat any target starting with
a70ae331
AM
367 elf32-sparc as a viable target for the -32 switch and any target
368 starting with elf64-sparc as a viable target for the -64 switch.
369 (sparc_target_format): For 64-bit ELF flavoured output use
370 ELF_TARGET_FORMAT64 while for 32-bit ELF flavoured output use
371 ELF_TARGET_FORMAT.
71a75f6f
MF
372 * config/tc-sparc.h (ELF_TARGET_FORMAT, ELF_TARGET_FORMAT64): Define.
373
e1b5fdd4
L
3742006-10-17 H.J. Lu <hongjiu.lu@intel.com>
375
376 * configure: Regenerated.
377
f8ef9cd7
BS
3782006-10-16 Bernd Schmidt <bernd.schmidt@analog.com>
379
380 * input-scrub.c (input_scrub_next_buffer): Use TC_EOL_IN_INSN
381 in addition to testing for '\n'.
382 (TC_EOL_IN_INSN): Provide a default definition if necessary.
383
eb1fe072
NC
3842006-10-13 Sterling Augstine <sterling@tensilica.com>
385
386 * dwarf2dbg.c (out_debug_info): Use TC_DWARF2_EMIT_OFFSET to emit
387 a disjoint DW_AT range.
388
ec6e49f4
NC
3892006-10-13 Mei Ligang <ligang@sunnorth.com.cn>
390
391 * config/tc-score.c (md_show_usage): Print -KPIC option usage.
392
036dc3f7
PB
3932006-10-08 Paul Brook <paul@codesourcery.com>
394
395 * config/tc-arm.c (parse_big_immediate): 64-bit host fix.
396 (parse_operands): Use parse_big_immediate for OP_NILO.
397 (neon_cmode_for_logic_imm): Try smaller element sizes.
398 (neon_cmode_for_move_imm): Ditto.
399 (do_neon_logic): Handle .i64 pseudo-op.
400
3bb0c887
AM
4012006-09-29 Alan Modra <amodra@bigpond.net.au>
402
403 * po/POTFILES.in: Regenerate.
404
ef05d495
L
4052006-09-28 H.J. Lu <hongjiu.lu@intel.com>
406
407 * config/tc-i386.h (CpuMNI): Renamed to ...
408 (CpuSSSE3): This.
409 (CpuUnknownFlags): Updated.
410 (processor_type): Replace PROCESSOR_YONAH with PROCESSOR_CORE
411 and PROCESSOR_MEROM with PROCESSOR_CORE2.
412 * config/tc-i386.c: Updated.
413 * doc/c-i386.texi: Likewise.
a70ae331 414
ef05d495
L
415 * config/tc-i386.c (cpu_arch): Add ".ssse3", "core" and "core2".
416
d8ad03e9
NC
4172006-09-28 Bridge Wu <mingqiao.wu@gmail.com>
418
419 * config/tc-arm.c (md_apply_fix): Do not clear write_back bit.
420
df3ca5a3
NC
4212006-09-27 Nick Clifton <nickc@redhat.com>
422
423 * output-file.c (output_file_close): Prevent an infinite loop
424 reporting that stdoutput could not be closed.
425
2d447fca
JM
4262006-09-26 Mark Shinwell <shinwell@codesourcery.com>
427 Joseph Myers <joseph@codesourcery.com>
428 Ian Lance Taylor <ian@wasabisystems.com>
429 Ben Elliston <bje@wasabisystems.com>
430
431 * config/tc-arm.c (arm_cext_iwmmxt2): New.
432 (enum operand_parse_code): New code OP_RIWR_I32z.
433 (parse_operands): Handle OP_RIWR_I32z.
434 (do_iwmmxt_wmerge): New function.
435 (do_iwmmxt_wldstd): Handle iwmmxt2 case where second operand is
436 a register.
437 (do_iwmmxt_wrwrwr_or_imm5): New function.
438 (insns): Mark instructions as RIWR_I32z as appropriate.
439 Also add torvsc<b,h,w>, wabs<b,h,w>, wabsdiff<b,h,w>,
440 waddbhus<l,m>, waddhc, waddwc, waddsubhx, wavg4{r}, wmaddu{x,n},
441 wmadds{x,n}, wmerge, wmiaxy{n}, wmiawxy{n}, wmul<sm,um>{r},
442 wmulw<um,sm,l>{r}, wqmiaxy{n}, wqmulm{r}, wqmulwm{r}, wsubaddhx.
443 (md_begin): Handle IWMMXT2.
444 (arm_cpus): Add iwmmxt2.
445 (arm_extensions): Likewise.
446 (arm_archs): Likewise.
447
ba83aca1
BW
4482006-09-25 Bob Wilson <bob.wilson@acm.org>
449
450 * doc/as.texinfo (Overview): Revise description of --keep-locals.
451 Add xref to "Symbol Names".
452 (L): Refer to "local symbols" instead of "local labels". Move
453 definition to "Symbol Names" section; add xref to that section.
454 (Symbol Names): Use "Local Symbol Names" section to define local
455 symbols. Add "Local Labels" heading for description of temporary
456 forward/backward labels, and refer to those as "local labels".
457
539e75ad
L
4582006-09-23 H.J. Lu <hongjiu.lu@intel.com>
459
460 PR binutils/3235
461 * config/tc-i386.c (match_template): Check address size prefix
462 to turn Disp64/Disp32/Disp16 operand into Disp32/Disp16/Disp32
463 operand.
464
5e02f92e
AM
4652006-09-22 Alan Modra <amodra@bigpond.net.au>
466
467 * config/tc-ppc.c (ppc_symbol_chars): Remove '+' and '-'.
468
885afe7b
AM
4692006-09-22 Alan Modra <amodra@bigpond.net.au>
470
471 * as.h (as_perror): Delete declaration.
472 * gdbinit.in (as_perror): Delete breakpoint.
473 * messages.c (as_perror): Delete function.
474 * doc/internals.texi: Remove as_perror description.
475 * listing.c (listing_print: Don't use as_perror.
476 * output-file.c (output_file_create, output_file_close): Likewise.
477 * symbols.c (symbol_create, symbol_clone): Likewise.
478 * write.c (write_contents): Likewise.
479 * config/obj-som.c (obj_som_version, obj_som_copyright): Likewise.
480 * config/tc-tic54x.c (tic54x_mlib): Likewise.
481
3aeeedbb
AM
4822006-09-22 Alan Modra <amodra@bigpond.net.au>
483
484 * config/tc-ppc.c (md_section_align): Don't round up address for ELF.
485 (ppc_handle_align): New function.
486 * config/tc-ppc.h (HANDLE_ALIGN): Use ppc_handle_align.
487 (SUB_SEGMENT_ALIGN): Define as zero.
488
96e9638b
BW
4892006-09-20 Bob Wilson <bob.wilson@acm.org>
490
491 * doc/as.texinfo: Fix cross reference usage, typos and grammar.
492 (Overview): Skip cross reference in man page.
493
99ad8390
NC
4942006-09-20 Kai Tietz <Kai.Tietz@onevision.com>
495
496 * configure.in: Add new target x86_64-pc-mingw64.
497 * configure: Regenerate.
498 * configure.tgt: Add new target x86_64-pc-mingw64.
a70ae331
AM
499 * config/obj-coff.h: Add handling for TE_PEP target specific code
500 and definitions.
99ad8390
NC
501 * config/tc-i386.c: Add new targets.
502 (md_parse_option): Add targets to OPTION_64.
a70ae331
AM
503 (x86_64_target_format): Add new method for setup proper default
504 target cpu mode.
99ad8390
NC
505 * config/te-pep.h: Add new target definition header.
506 (TE_PEP): New macro: Identifies new target architecture.
507 (COFF_WITH_pex64): Set proper includes in bfd.
508 * NEWS: Mention new target.
509
73332571
BS
5102006-09-18 Bernd Schmidt <bernd.schmidt@analog.com>
511
512 * config/bfin-parse.y (binary): Change sub of const to add of negated
513 const.
514
1c0d3aa6
NC
5152006-09-17 Mei Ligang <ligang@sunnorth.com.cn>
516
517 * config/tc-score.c: New file.
518 * config/tc-score.h: Newf file.
519 * configure.tgt: Add Score target.
520 * Makefile.am: Add Score files.
521 * Makefile.in: Regenerate.
522 * NEWS: Mention new target support.
523
4fa3602b
PB
5242006-09-16 Paul Brook <paul@codesourcery.com>
525
526 * config/tc-arm.c (s_arm_unwind_movsp): Add offset argument.
527 * doc/c-arm.texi (movsp): Document offset argument.
528
16dd5e42
PB
5292006-09-16 Paul Brook <paul@codesourcery.com>
530
531 * config/tc-arm.c (thumb32_negate_data_op): Consistently use
532 unsigned int to avoid 64-bit host problems.
533
c4ae04ce
BS
5342006-09-15 Bernd Schmidt <bernd.schmidt@analog.com>
535
536 * config/bfin-parse.y (binary): Do some more constant folding for
537 additions.
538
e5d4a5a6
JB
5392006-09-13 Jan Beulich <jbeulich@novell.com>
540
541 * input-file.c (input_file_give_next_buffer): Demote as_bad to
542 as_warn.
543
1a1219cb
AM
5442006-09-13 Alan Modra <amodra@bigpond.net.au>
545
546 PR gas/3165
547 * config/tc-sh (DWARF2_CIE_DATA_ALIGNMENT): Wrap negative number
548 in parens.
549
f79d9c1d
AM
5502006-09-13 Alan Modra <amodra@bigpond.net.au>
551
552 * input-file.c (input_file_open): Replace as_perror with as_bad
553 so that gas exits with error on file errors. Correct error
554 message.
555 (input_file_get, input_file_give_next_buffer): Likewise.
e336c79f 556 * input-file.h: Update comment.
f79d9c1d 557
f512f76f
NC
5582006-09-11 Tomas Frydrych <dr.tomas@yahoo.co.uk>
559
560 PR gas/3172
561 * config/tc-arm.c (parse_typed_reg_or_scalar): Accept wCg class
562 registers as a sub-class of wC registers.
563
8d79fd44
AM
5642006-09-11 Alan Modra <amodra@bigpond.net.au>
565
566 PR gas/3165
567 * config/tc-mips.h (enum dwarf2_format): Forward declare.
568 (DWARF2_CIE_DATA_ALIGNMENT): Wrap negative number in parens.
569 * config/tc-alpha.h (DWARF2_CIE_DATA_ALIGNMENT): Likewise.
570 * config/tc-arm.h (DWARF2_CIE_DATA_ALIGNMENT): Likewise.
571
6258339f
NC
5722006-09-08 Nick Clifton <nickc@redhat.com>
573
574 PR gas/3129
575 * doc/as.texinfo (Macro): Improve documentation about separating
576 macro arguments from following text.
577
f91e006c
PB
5782006-09-08 Paul Brook <paul@codesourcery.com>
579
580 * config/tc-arm.c (insns): Allow ARM IT pseudo-insn on all cores.
581
466bbf93
PB
5822006-09-07 Paul Brook <paul@codesourcery.com>
583
584 * config/tc-arm.c (parse_operands): Mark operand as present.
585
428e3f1f
PB
5862006-09-04 Paul Brook <paul@codesourcery.com>
587
588 * config/tc-arm.c (do_neon_dyadic_if_i): Remove.
589 (do_neon_dyadic_if_i_d): Avoid setting U bit.
590 (do_neon_mac_maybe_scalar): Ditto.
591 (do_neon_dyadic_narrow): Force operand type to NT_integer.
592 (insns): Remove out of date comments.
593
fb25138b
NC
5942006-08-29 Nick Clifton <nickc@redhat.com>
595
596 * read.c (s_align): Initialize the 'stopc' variable to prevent
597 compiler complaints about it being used without being
598 initialized.
599 (s_comm_internal, s_mri_common, s_fail, s_globl, s_space,
600 s_float_space, s_struct, cons_worker, equals): Likewise.
601
5091343a
AM
6022006-08-29 Malcolm Parsons <malcolm.parsons@gmail.com>
603
604 * ecoff.c (ecoff_directive_val): Fix message typo.
605 * config/tc-ns32k.c (convert_iif): Likewise.
606 * config/tc-sh64.c (shmedia_check_limits): Likewise.
607
1f2a7e38
BW
6082006-08-25 Sterling Augustine <sterling@tensilica.com>
609 Bob Wilson <bob.wilson@acm.org>
610
611 * config/tc-xtensa.c (xtensa_mark_literal_pool_location): Do not check
612 the state of the absolute_literals directive. Remove align frag at
613 the start of the literal pool position.
614
34135039
BW
6152006-08-25 Bob Wilson <bob.wilson@acm.org>
616
617 * doc/c-xtensa.texi: Add @group commands in examples.
618
74869ac7
BW
6192006-08-24 Bob Wilson <bob.wilson@acm.org>
620
621 * config/tc-xtensa.c (FINI_LITERAL_SECTION_NAME): Delete.
622 (INIT_LITERAL_SECTION_NAME): Delete.
623 (lit_state struct): Remove segment names, init_lit_seg, and
624 fini_lit_seg. Add lit_prefix and current_text_seg.
625 (init_literal_head_h, init_literal_head): Delete.
626 (fini_literal_head_h, fini_literal_head): Delete.
627 (xtensa_begin_directive): Move argument parsing to
628 xtensa_literal_prefix function.
629 (xtensa_end_directive): Deallocate lit_prefix field of lit_state.
630 (xtensa_literal_prefix): Parse the directive argument here and
631 record it in the lit_prefix field. Remove code to derive literal
632 section names.
633 (linkonce_len): New.
634 (get_is_linkonce_section): Use linkonce_len. Check for any
635 ".gnu.linkonce.*" section, not just text sections.
636 (md_begin): Remove initialization of deleted lit_state fields.
637 (xtensa_reorder_segments, xtensa_post_relax_hook): Remove references
638 to init_literal_head and fini_literal_head.
639 (xtensa_move_literals): Likewise. Skip literals for .init and .fini
640 when traversing literal_head list.
641 (match_section_group): New.
642 (cache_literal_section): Rewrite to determine the literal section
643 name on the fly, create the section and return it.
644 (xtensa_switch_to_literal_fragment): Adjust for cache_literal_section.
645 (xtensa_switch_to_non_abs_literal_fragment): Likewise.
646 (xtensa_create_property_segments, xtensa_create_xproperty_segments):
647 Use xtensa_get_property_section from bfd.
648 (retrieve_xtensa_section): Delete.
649 * doc/c-xtensa.texi (Xtensa Options): Fix --text-section-literals
650 description to refer to plural literal sections and add xref to
651 the Literal Directive section.
652 (Literal Directive): Describe new rules for deriving literal section
653 names. Add footnote for special case of .init/.fini with
654 --text-section-literals.
655 (Literal Prefix Directive): Replace old naming rules with xref to the
656 Literal Directive section.
657
87a1fd79
JM
6582006-08-21 Joseph Myers <joseph@codesourcery.com>
659
660 * config/tc-arm.c (s_arm_unwind_save_mmxwr): Correct condition for
661 merging with previous long opcode.
662
7148cc28
NC
6632006-08-22 Pedro Alves <pedro_alves@portugalmail.pt>
664
665 * Makefile.am (TARG_ENV_HFILES): Add te-wince-pe.h.
666 * Makefile.in: Regenerate.
667 * config/tc-arm.h [TARGET_FORMAT]: ARM wince bfd names were
668 renamed. Adjust.
669
3e9e4fcf
JB
6702006-08-16 Julian Brown <julian@codesourcery.com>
671
672 * config/tc-arm.c (md_assemble): Improve diagnostic when attempting
673 to use ARM instructions on non-ARM-supporting cores.
674 (autoselect_thumb_from_cpu_variant): New function. Switch on Thumb
675 mode automatically based on cpu variant.
676 (md_begin): Call above function.
677
267d2029
JB
6782006-08-16 Julian Brown <julian@codesourcery.com>
679
680 * config/tc-arm.c (opcode_lookup): Allow Neon type suffixes to be
681 recognized in non-unified syntax mode.
682
4be041b2
TS
6832006-08-15 Thiemo Seufer <ths@mips.com>
684 Nigel Stephens <nigel@mips.com>
685 David Ung <davidu@mips.com>
686
687 * configure.tgt: Handle mips*-sde-elf*.
688
3a93f742
TS
6892006-08-12 Thiemo Seufer <ths@networkno.de>
690
691 * config/tc-mips.c (mips16_ip): Fix argument register handling
692 for restore instruction.
693
1737851b
BW
6942006-08-08 Bob Wilson <bob.wilson@acm.org>
695
696 * dwarf2dbg.c (DWARF2_USE_FIXED_ADVANCE_PC): New.
697 (out_sleb128): New.
698 (out_fixed_inc_line_addr): New.
699 (process_entries): Use out_fixed_inc_line_addr when
700 DWARF2_USE_FIXED_ADVANCE_PC is set.
701 * config/tc-xtensa.h (DWARF2_USE_FIXED_ADVANCE_PC): Define.
702
e14e52f8
DD
7032006-08-08 DJ Delorie <dj@redhat.com>
704
705 * config/tc-sh.c (sh_frob_section): Canonicalize pointers to local
706 vs full symbols so that we never have more than one pointer value
707 for any given symbol in our symbol table.
708
802f5d9e
NC
7092006-08-08 Sterling Augustine <sterling@tensilica.com>
710
711 * dwarf2dbg.c (out_debug_info): Add new parameter ranges_seg
712 and emit DW_AT_ranges when code in compilation unit is not
713 contiguous.
714 (out_debug_abbrev): Emit DW_AT_ranges abbreviation if code in
715 is not contiguous.
716 (dwarf2_finish): Create and pass ranges_seg to out_debug_info.
717 (out_debug_ranges): New function to emit .debug_ranges section
718 when code is not contiguous.
719
720abc60
NC
7202006-08-08 Nick Clifton <nickc@redhat.com>
721
722 * config/tc-arm.c (WARN_DEPRECATED): Enable.
723
f0927246
NC
7242006-08-05 Pedro Alves <pedro_alves@portugalmail.pt>
725
726 * config/tc-arm.c: Move "dwarf2dbg.h" inclusion out of OBJ_ELF
727 only block.
728 (pe_directive_secrel) [TE_PE]: New function.
729 (md_pseudo_table) [!OBJ_ELF]: Handle 2byte, 4byte, 8byte, file,
730 loc, loc_mark_labels.
731 [TE_PE]: Handle secrel32.
732 (output_relax_insn): Remove OBJ_ELF around dwarf2_emit_insn
733 call.
734 (output_inst): Remove OBJ_ELF around dwarf2_emit_insn call.
735 (arm_frob_label): Remove OBJ_ELF around dwarf2_emit_label call.
736 (md_section_align): Only round section sizes here for AOUT
737 targets.
738 (tc_arm_regname_to_dw2regnum): Move out for OBJ_ELF only block.
739 (tc_pe_dwarf2_emit_offset): New function.
740 (md_apply_fix) [TE_PE]: Handle BFD_RELOC_32_SECREL.
741 (cons_fix_new_arm): Handle O_secrel.
742 * config/tc-arm.h : Move DWARF2_LINE_MIN_INSN_LENGTH,
743 DWARF2_DEFAULT_RETURN_COLUMN and DWARF2_CIE_DATA_ALIGNMENT out
744 of OBJ_ELF only block.
745 [TE_PE]: Define O_secrel, TC_DWARF2_EMIT_OFFSET, and declare
746 tc_pe_dwarf2_emit_offset.
747
55e6e397
RS
7482006-08-04 Richard Sandiford <richard@codesourcery.com>
749
750 * config/tc-sh.c (apply_full_field_fix): New function.
751 (md_apply_fix): Use it instead of md_number_to_chars. Do not fill
752 in fx_addnumber for BFD_RELOC_32_PLT_PCREL.
753 (tc_gen_reloc): Use fx_addnumber rather than 0 as the default case.
754 * config/tc-sh.h (TARGET_FORMAT): Override for TE_VXWORKS.
755
9cd19b17
NC
7562006-08-03 Nick Clifton <nickc@redhat.com>
757
758 PR gas/2991
759 * config.in: Regenerate.
760
97f87066
JM
7612006-08-03 Joseph Myers <joseph@codesourcery.com>
762
763 * config/tc-arm.c (parse_operands): Handle invalid register name
a70ae331 764 for OP_RIWR_RIWC.
97f87066 765
41adaa5c
JM
7662006-08-03 Joseph Myers <joseph@codesourcery.com>
767
768 * config/tc-arm.c (enum operand_parse_code): Add OP_RIWC_RIWG.
769 (parse_operands): Handle it.
770 (insns): Use it for tmcr and tmrc.
771
9d7cbccd
NC
7722006-08-02 Petr Salinger <Petr.Salinger@seznam.cz>
773
774 PR binutils/2983
775 * config/tc-i386.c (md_parse_option): Treat any target starting
776 with elf64_x86_64 as a viable target for the -64 switch.
777 (i386_target_format): For 64-bit ELF flavoured output use
778 ELF_TARGET_FORMAT64.
779 * config/tc-i386.h (ELF_TARGET_FORMAT64): Define.
780
c973bc5c
NC
7812006-08-02 Nick Clifton <nickc@redhat.com>
782
783 PR gas/2991
784 * acinclude.m4 (BFD_BINARY_FOPEN): Import this function from
785 bfd/aclocal.m4.
786 * configure.in: Run BFD_BINARY_FOPEN.
787 * configure: Regenerate.
788 * as.h: Look at USE_BINARY_FOPEN to decide which fopen-*.h header
789 file to include.
790
cfde7f70
L
7912006-08-01 H.J. Lu <hongjiu.lu@intel.com>
792
793 * config/tc-i386.c (md_assemble): Don't update
794 cpu_arch_isa_flags.
795
b4c71f56
TS
7962006-08-01 Thiemo Seufer <ths@mips.com>
797
798 * config/tc-mips.c (md_section_align): Check ELF-ness at runtime.
799
54f4ddb3
TS
8002006-08-01 Thiemo Seufer <ths@mips.com>
801
802 * config/tc-mips.c (macro_build_lui): Fix comment formatting.
803 (md_apply_fix): Likewise. Unify handling of BFD_RELOC_RVA,
804 BFD_RELOC_32 and BFD_RELOC_16.
805 (s_align, s_cpload, s_cplocal, s_cprestore, s_mips_stab,
806 md_convert_frag, md_obj_end): Fix comment formatting.
807
d103cf61
TS
8082006-07-31 Thiemo Seufer <ths@mips.com>
809
810 * config/tc-mips.c (md_apply_fix, tc_gen_reloc): Remove special
811 handling for BFD_RELOC_MIPS16_JMP.
812
601e61cd
NC
8132006-07-24 Andreas Schwab <schwab@suse.de>
814
815 PR/2756
816 * read.c (read_a_source_file): Ignore unknown text after line
817 comment character. Fix misleading comment.
818
b45619c0
NC
8192006-07-24 Ralk Wildenhues <Ralf.Wildenhues@gmx.de>
820
821 * doc/all.texi, doc/as.texinfo, doc/c-arc.texi, doc/c-arm.texi,
822 doc/c-avr.texi, doc/c-bfin.texi, doc/c-i386.texi,
823 doc/c-i960.texi, doc/c-m32r.texi, doc/c-m68k.texi,
824 doc/c-mmix.texi, doc/c-pdp11.texi, doc/c-ppc.texi,
825 doc/c-tic54x.texi, doc/c-v850.texi, doc/c-xtensa.texi,
826 doc/c-z80.texi, doc/internals.texi: Fix some typos.
827
784906c5
NC
8282006-07-21 Nick Clifton <nickc@redhat.com>
829
830 * config/tc-sh.c (md_longopts): Add -EL and -EB for use by the
831 linker testsuite.
832
d5f010e9
TS
8332006-07-20 Thiemo Seufer <ths@mips.com>
834 Nigel Stephens <nigel@mips.com>
835
836 * config/tc-mips.c (md_parse_option): Don't infer optimisation
837 options from debug options.
838
35d3d567
TS
8392006-07-20 Thiemo Seufer <ths@mips.com>
840
841 * config/tc-mips.c (mips_fix_adjustable): Handle BFD_RELOC_MIPS16_JMP.
842 (tc_gen_reloc): Handle mips16 jumps to section symbol offsets.
843
401a54cf
PB
8442006-07-19 Paul Brook <paul@codesourcery.com>
845
846 * config/tc-arm.c (insns): Fix rbit Arm opcode.
847
16805f35
PB
8482006-07-18 Paul Brook <paul@codesourcery.com>
849
850 * tc-arm.c (do_t_add_sub): Use addw/subw when source is PC.
851 (md_convert_frag): Use correct reloc for add_pc. Use
852 BFD_RELOC_ARM_T32_ADD_IMM for normal add/sum.
853 (md_apply_fix): Handle BFD_RELOC_ARM_T32_ADD_IMM.
854 (arm_force_relocation): Handle BFD_RELOC_ARM_T32_ADD_IMM.
855
d9e05e4e
AM
8562006-07-17 Mat Hostetter <mat@lcs.mit.edu>
857
858 * symbols.c (report_op_error): Fix pasto. Don't use as_bad_where
859 when file and line unknown.
860
f43abd2b
TS
8612006-07-17 Thiemo Seufer <ths@mips.com>
862
863 * read.c (s_struct): Use IS_ELF.
864 * config/tc-mips.c (md_begin, mips16_mark_labels, mips_ip,
865 md_parse_option, s_change_sec, pic_need_relax, mips_fix_adjustable,
866 tc_gen_reloc, mips_frob_file_after_relocs, s_mips_end, s_mips_frame,
867 s_mips_mask): Likewise.
868
a2902af6
TS
8692006-07-16 Thiemo Seufer <ths@mips.com>
870 David Ung <davidu@mips.com>
871
872 * read.c (s_struct): Handle ELF section changing.
873 * config/tc-mips.c (s_align): Leave enabling auto-align to the
874 generic code.
875 (s_change_sec): Try section changing only if we output ELF.
876
d32cad65
L
8772006-07-15 H.J. Lu <hongjiu.lu@intel.com>
878
879 * config/tc-i386.c (cpu_arch): Remove Cpu086, CpuAthlon and
880 CpuAmdFam10.
881 (smallest_imm_type): Remove Cpu086.
882 (i386_target_format): Likewise.
883
884 * config/tc-i386.h: Remove Cpu086, CpuAthlon and CpuAmdFam10.
885 Update CpuXXX.
886
050dfa73
MM
8872006-07-13 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>
888 Michael Meissner <michael.meissner@amd.com>
889
890 * config/tc-i386.h (PROCESSOR_AMDFAM10): New processor_type.
891 (CpuSSE4a, CpuABM, CpuAmdFam10): New Cpu directives.
892 * config/tc-i386.c (cpu_arch): Add support for AmdFam10
893 architecture.
894 (i386_align_code): Ditto.
895 (md_assemble_code): Add support for insertq/extrq instructions,
896 swapping as needed for intel syntax.
897 (swap_imm_operands): New function to swap immediate operands.
898 (swap_operands): Deal with 4 operand instructions.
899 (build_modrm_byte): Add support for insertq instruction.
900
6b2de085
L
9012006-07-13 H.J. Lu <hongjiu.lu@intel.com>
902
903 * config/tc-i386.h (Size64): Fix a typo in comment.
904
01eaea5a
NC
9052006-07-12 Nick Clifton <nickc@redhat.com>
906
907 * config/tc-sh.c (md_apply_fix): Do not allow the generic code in
7cfe9437 908 fixup_segment() to repeat a range check on a value that has
01eaea5a
NC
909 already been checked here.
910
1e85aad8
JW
9112006-07-07 James E Wilson <wilson@specifix.com>
912
913 * config/tc-mips.c (mips_cpu_info_table): Add sb1a.
914
1370e33d
NC
9152006-07-06 Mohammed Adnène Trojette <adn@diwi.org>
916 Nick Clifton <nickc@redhat.com>
917
918 PR binutils/2877
919 * doc/as.texi: Fix spelling typo: branchs => branches.
920 * doc/c-m68hc11.texi: Likewise.
921 * config/tc-m68hc11.c: Likewise.
922 Support old spelling of command line switch for backwards
923 compatibility.
924
5f0fe04b
TS
9252006-07-04 Thiemo Seufer <ths@mips.com>
926 David Ung <davidu@mips.com>
927
928 * config/tc-mips.c (s_is_linkonce): New function.
929 (mips16_mark_labels): Don't adjust mips16 symbol addresses for
930 weak, external, and linkonce symbols.
931 (pic_need_relax): Use s_is_linkonce.
932
85234291
L
9332006-06-24 H.J. Lu <hongjiu.lu@intel.com>
934
935 * doc/as.texinfo (Org): Remove space.
936 (P2align): Add "@var{abs-expr},".
937
ccc9c027
L
9382006-06-23 H.J. Lu <hongjiu.lu@intel.com>
939
940 * config/tc-i386.c (cpu_arch_tune_set): New.
941 (cpu_arch_isa): Likewise.
942 (i386_align_code): Use xchg %ax,%ax for 2 byte nop. Optimize
943 nops with short or long nop sequences based on -march=/.arch
944 and -mtune=.
945 (set_cpu_arch): Set cpu_arch_isa. If cpu_arch_tune_set is 0,
946 set cpu_arch_tune and cpu_arch_tune_flags.
947 (md_parse_option): For -march=, set cpu_arch_isa and set
948 cpu_arch_tune and cpu_arch_tune_flags if cpu_arch_tune_set is
949 0. Set cpu_arch_tune_set to 1 for -mtune=.
950 (i386_target_format): Don't set cpu_arch_tune.
951
d4dc2f22
TS
9522006-06-23 Nigel Stephens <nigel@mips.com>
953
954 * config/tc-mips.c (nopic_need_relax): Handle -fdata-sections
955 generated .sbss.* and .gnu.linkonce.sb.*.
956
a8dbcb85
TS
9572006-06-23 Thiemo Seufer <ths@mips.com>
958 David Ung <davidu@mips.com>
959
960 * config/tc-mips.h (TC_SEGMENT_INFO_TYPE): Declare per-segment
961 label_list.
962 * config/tc-mips.c (label_list): Define per-segment label_list.
963 (mips_clear_insn_labels, mips_move_labels, mips16_mark_labels,
964 append_insn, s_align, s_cons, s_float_cons, s_gpword, s_gpdword,
965 mips_from_file_after_relocs, mips_define_label): Use per-segment
966 label_list.
967
3994f87e
TS
9682006-06-22 Thiemo Seufer <ths@mips.com>
969
970 * config/tc-mips.c (ISA_SUPPORTS_MIPS16E): New macro.
971 (append_insn): Use it.
972 (md_apply_fix): Whitespace formatting.
973 (md_begin, append_insn, macro, macro2, mips16_immed, mips_align,
974 mips16_extended_frag): Remove register specifier.
975 (md_convert_frag): Likewise. Use TRUE ans FALSE instead of numeric
976 constants.
977
fa073d69
MS
9782006-06-21 Mark Shinwell <shinwell@codesourcery.com>
979
980 * config/tc-arm.c (s_arm_unwind_save_vfp_armv6): New. Parse
981 a directive saving VFP registers for ARMv6 or later.
982 (s_arm_unwind_save): Add parameter arch_v6 and call
983 s_arm_unwind_save_vfp or s_arm_unwind_save_vfp_armv6 as
984 appropriate.
985 (md_pseudo_table): Add entry for new "vsave" directive.
986 * doc/c-arm.texi: Correct error in example for "save"
987 directive (fstmdf -> fstmdx). Also document "vsave" directive.
988
8e77b565 9892006-06-18 Joerg Wunsch <j.gnu@uriah.heep.sax.de>
026dcbd7
DC
990 Anatoly Sokolov <aesok@post.ru>
991
a70ae331
AM
992 * config/tc-avr.c (mcu_types): Add support for atmega165p, atmega169p
993 and atmega644p devices. Rename atmega164/atmega324 devices to
026dcbd7
DC
994 atmega164p/atmega324p.
995 * doc/c-avr.texi: Document new mcu and arch options.
996
8b1ad454
NC
9972006-06-17 Nick Clifton <nickc@redhat.com>
998
999 * config/tc-arm.c (enum parse_operand_result): Move outside of
1000 #ifdef OBJ_ELF so that non-ELF targeted ARM ports can build.
1001
9103f4f4
L
10022006-06-16 H.J. Lu <hongjiu.lu@intel.com>
1003
1004 * config/tc-i386.h (processor_type): New.
1005 (arch_entry): Add type.
1006
1007 * config/tc-i386.c (cpu_arch_tune): New.
1008 (cpu_arch_tune_flags): Likewise.
1009 (cpu_arch_isa_flags): Likewise.
1010 (cpu_arch): Updated.
1011 (set_cpu_arch): Also update cpu_arch_isa_flags.
1012 (md_assemble): Update cpu_arch_isa_flags.
1013 (OPTION_MARCH): New.
1014 (OPTION_MTUNE): Likewise.
1015 (md_longopts): Add -march= and -mtune=.
1016 (md_parse_option): Support -march= and -mtune=.
1017 (md_show_usage): Add -march=CPU/-mtune=CPU.
1018 (i386_target_format): Also update cpu_arch_isa_flags,
1019 cpu_arch_tune and cpu_arch_tune_flags.
1020
1021 * doc/as.texinfo: Add -march=CPU/-mtune=CPU.
1022
1023 * doc/c-i386.texi: Document -march=CPU/-mtune=CPU.
1024
4962c51a
MS
10252006-06-15 Mark Shinwell <shinwell@codesourcery.com>
1026
1027 * config/tc-arm.c (enum parse_operand_result): New.
1028 (struct group_reloc_table_entry): New.
1029 (enum group_reloc_type): New.
1030 (group_reloc_table): New array.
1031 (find_group_reloc_table_entry): New function.
1032 (parse_shifter_operand_group_reloc): New function.
1033 (parse_address_main): New function, incorporating code
1034 from the old parse_address function. To be used via...
1035 (parse_address): wrapper for parse_address_main; and
1036 (parse_address_group_reloc): new function, likewise.
1037 (enum operand_parse_code): New codes OP_SHG, OP_ADDRGLDR,
1038 OP_ADDRGLDRS, OP_ADDRGLDC.
1039 (parse_operands): Support for these new operand codes.
1040 New macro po_misc_or_fail_no_backtrack.
1041 (encode_arm_cp_address): Preserve group relocations.
1042 (insns): Modify to use the above operand codes where group
1043 relocations are permitted.
1044 (md_apply_fix): Handle the group relocations
1045 ALU_PC_G0_NC through LDC_SB_G2.
1046 (tc_gen_reloc): Likewise.
1047 (arm_force_relocation): Leave group relocations for the linker.
1048 (arm_fix_adjustable): Likewise.
1049
cd2f129f
JB
10502006-06-15 Julian Brown <julian@codesourcery.com>
1051
1052 * config/tc-arm.c (do_vfp_nsyn_ldr_str): Remove, fold into...
1053 (do_neon_ldr_str): Always defer to VFP encoding routines, which handle
1054 relocs properly.
1055
46e883c5
L
10562006-06-12 H.J. Lu <hongjiu.lu@intel.com>
1057
1058 * config/tc-i386.c (process_suffix): Don't add rex64 for
1059 "xchg %rax,%rax".
1060
1787fe5b
TS
10612006-06-09 Thiemo Seufer <ths@mips.com>
1062
1063 * config/tc-mips.c (mips_ip): Maintain argument count.
1064
96f989c2
AM
10652006-06-09 Alan Modra <amodra@bigpond.net.au>
1066
1067 * config/tc-iq2000.c: Include sb.h.
1068
7c752c2a
TS
10692006-06-08 Nigel Stephens <nigel@mips.com>
1070
1071 * config/tc-mips.c (mips_pseudo_table): Add "origin" and "repeat"
1072 aliases for better compatibility with SGI tools.
1073
03bf704f
AM
10742006-06-08 Alan Modra <amodra@bigpond.net.au>
1075
1076 * configure.in (BFDLIB, BFDVER_H, ALL_OBJ_DEPS): Delete.
1077 * Makefile.am (GASLIBS): Expand @BFDLIB@.
1078 (BFDVER_H): Delete.
1079 (OBJS): Expand @ALL_OBJ_DEPS@. Depend on all fopen-*.h variants.
1080 (obj-aout.o): Depend on $(DEP_@target_get_type@_aout)
1081 (obj-coff.o, obj-ecoff.o, obj-elf.o): Similarly.
1082 Run "make dep-am".
1083 * dep-in.sed: Don't substitute bfdver.h. Do remove symcat.h.
1084 * Makefile.in: Regenerate.
1085 * doc/Makefile.in: Regenerate.
1086 * configure: Regenerate.
1087
6648b7cf
JM
10882006-06-07 Joseph S. Myers <joseph@codesourcery.com>
1089
1090 * po/Make-in (pdf, ps): New dummy targets.
1091
037e8744
JB
10922006-06-07 Julian Brown <julian@codesourcery.com>
1093
1094 * config/tc-arm.c (stdarg.h): include.
1095 (arm_it): Add uncond_value field. Add isvec and issingle to operand
1096 array.
1097 (arm_reg_type): Add REG_TYPE_VFSD (single or double VFP reg) and
1098 REG_TYPE_NSDQ (single, double or quad vector reg).
1099 (reg_expected_msgs): Update.
1100 (BAD_FPU): Add macro for unsupported FPU instruction error.
1101 (parse_neon_type): Support 'd' as an alias for .f64.
1102 (parse_typed_reg_or_scalar): Support REG_TYPE_VFSD, REG_TYPE_NSDQ
1103 sets of registers.
1104 (parse_vfp_reg_list): Don't update first arg on error.
1105 (parse_neon_mov): Support extra syntax for VFP moves.
1106 (operand_parse_code): Add OP_RVSD, OP_RNSDQ, OP_VRSDLST, OP_RVSD_IO,
1107 OP_RNSDQ_RNSC, OP_RVC_PSR, OP_APSR_RR, OP_oRNSDQ.
1108 (parse_operands): Support isvec, issingle operands fields, new parse
1109 codes above.
1110 (do_vfp_nsyn_mrs, do_vfp_nsyn_msr): New functions. Support VFP mrs,
1111 msr variants.
1112 (do_mrs, do_msr, do_t_mrs, do_t_msr): Add support for above.
1113 (NEON_ENC_TAB): Add vnmul, vnmla, vnmls, vcmp, vcmpz, vcmpe, vcmpez.
1114 (NEON_ENC_SINGLE, NEON_ENC_DOUBLE): Define macros.
1115 (NEON_SHAPE_DEF): New macro. Define table of possible instruction
1116 shapes.
1117 (neon_shape): Redefine in terms of above.
1118 (neon_shape_class): New enumeration, table of shape classes.
1119 (neon_shape_el): New enumeration. One element of a shape.
1120 (neon_shape_el_size): Register widths of above, where appropriate.
1121 (neon_shape_info): New struct. Info for shape table.
1122 (neon_shape_tab): New array.
1123 (neon_type_mask): Add N_F64, N_VFP. Update N_MAX_NONSPECIAL.
1124 (neon_check_shape): Rewrite as...
1125 (neon_select_shape): New function to classify instruction shapes,
1126 driven by new table neon_shape_tab array.
1127 (neon_quad): New function. Return 1 if shape should set Q flag in
1128 instructions (or equivalent), 0 otherwise.
1129 (type_chk_of_el_type): Support F64.
1130 (el_type_of_type_chk): Likewise.
1131 (neon_check_type): Add support for VFP type checking (VFP data
1132 elements fill their containing registers).
1133 (do_vfp_cond_or_thumb): Fill in condition field in ARM mode, or 0xE
1134 in thumb mode for VFP instructions.
1135 (do_vfp_nsyn_opcode): New function. Look up the opcode in argument,
1136 and encode the current instruction as if it were that opcode.
1137 (try_vfp_nsyn): New. If this looks like a VFP instruction with ARGS
1138 arguments, call function in PFN.
1139 (do_vfp_nsyn_add_sub, do_vfp_nsyn_mla_mls, do_vfp_nsyn_mul)
1140 (do_vfp_nsyn_abs_neg, do_vfp_nsyn_ldm_stm, do_vfp_nsyn_ldr_str)
1141 (do_vfp_nsyn_sqrt, do_vfp_nsyn_div, do_vfp_nsyn_nmul)
1142 (do_vfp_nsyn_cmp, nsyn_insert_sp, do_vfp_nsyn_push)
1143 (do_vfp_nsyn_pop, do_vfp_nsyn_cvt, do_vfp_nsyn_cvtz): New functions.
1144 Redirect Neon-syntax VFP instructions to VFP instruction handlers.
1145 (do_neon_dyadic_i_su, do_neon_dyadic_i64_su, do_neon_shl_imm)
1146 (do_neon_qshl_imm, do_neon_logic, do_neon_bitfield)
1147 (neon_dyadic_misc, neon_compare, do_neon_tst, do_neon_qdmulh)
1148 (do_neon_fcmp_absolute, do_neon_step, do_neon_sli, do_neon_sri)
1149 (do_neon_qshlu_imm, neon_move_immediate, do_neon_mvn, do_neon_ext)
1150 (do_neon_rev, do_neon_dup, do_neon_rshift_round_imm, do_neon_trn)
1151 (do_neon_zip_uzp, do_neon_sat_abs_neg, do_neon_pair_long)
1152 (do_neon_recip_est, do_neon_cls, do_neon_clz, do_neon_cnt)
1153 (do_neon_swp): Use neon_select_shape not neon_check_shape. Use
1154 neon_quad.
1155 (vfp_or_neon_is_neon): New function. Call if a mnemonic shared
1156 between VFP and Neon turns out to belong to Neon. Perform
1157 architecture check and fill in condition field if appropriate.
1158 (do_neon_addsub_if_i, do_neon_mac_maybe_scalar, do_neon_abs_neg)
1159 (do_neon_cvt): Add support for VFP variants of instructions.
1160 (neon_cvt_flavour): Extend to cover VFP conversions.
1161 (do_neon_mov): Rewrite to use neon_select_shape. Add support for VFP
1162 vmov variants.
1163 (do_neon_ldr_str): Handle single-precision VFP load/store.
1164 (do_neon_ld_st_interleave, do_neon_ld_st_lane, do_neon_ld_dup): Use
1165 NS_NULL not NS_IGNORE.
1166 (opcode_tag): Add OT_csuffixF for operands which either take a
1167 conditional suffix, or have 0xF in the condition field.
1168 (md_assemble): Add support for OT_csuffixF.
1169 (NCE): Replace macro with...
1170 (NCE_tag, NCE, NCEF): New macros.
1171 (nCE): Replace macro with...
1172 (nCE_tag, nCE, nCEF): New macros.
1173 (insns): Add support for VFP insns or VFP versions of insns msr,
1174 mrs, vsqrt, vdiv, vnmul, vnmla, vnmls, vcmp, vcmpe, vpush, vpop,
1175 vcvtz, vmul, vmla, vmls, vadd, vsub, vabs, vneg, vldm, vldmia,
1176 vldbdb, vstm, vstmia, vstmdb, vldr, vstr, vcvt, vmov. Group shared
1177 VFP/Neon insns together.
1178
ebd1c875
AM
11792006-06-07 Alan Modra <amodra@bigpond.net.au>
1180 Ladislav Michl <ladis@linux-mips.org>
1181
1182 * app.c: Don't include headers already included by as.h.
1183 * as.c: Likewise.
1184 * atof-generic.c: Likewise.
1185 * cgen.c: Likewise.
1186 * dwarf2dbg.c: Likewise.
1187 * expr.c: Likewise.
1188 * input-file.c: Likewise.
1189 * input-scrub.c: Likewise.
1190 * macro.c: Likewise.
1191 * output-file.c: Likewise.
1192 * read.c: Likewise.
1193 * sb.c: Likewise.
1194 * config/bfin-lex.l: Likewise.
1195 * config/obj-coff.h: Likewise.
1196 * config/obj-elf.h: Likewise.
1197 * config/obj-som.h: Likewise.
1198 * config/tc-arc.c: Likewise.
1199 * config/tc-arm.c: Likewise.
1200 * config/tc-avr.c: Likewise.
1201 * config/tc-bfin.c: Likewise.
1202 * config/tc-cris.c: Likewise.
1203 * config/tc-d10v.c: Likewise.
1204 * config/tc-d30v.c: Likewise.
1205 * config/tc-dlx.h: Likewise.
1206 * config/tc-fr30.c: Likewise.
1207 * config/tc-frv.c: Likewise.
1208 * config/tc-h8300.c: Likewise.
1209 * config/tc-hppa.c: Likewise.
1210 * config/tc-i370.c: Likewise.
1211 * config/tc-i860.c: Likewise.
1212 * config/tc-i960.c: Likewise.
1213 * config/tc-ip2k.c: Likewise.
1214 * config/tc-iq2000.c: Likewise.
1215 * config/tc-m32c.c: Likewise.
1216 * config/tc-m32r.c: Likewise.
1217 * config/tc-maxq.c: Likewise.
1218 * config/tc-mcore.c: Likewise.
1219 * config/tc-mips.c: Likewise.
1220 * config/tc-mmix.c: Likewise.
1221 * config/tc-mn10200.c: Likewise.
1222 * config/tc-mn10300.c: Likewise.
1223 * config/tc-msp430.c: Likewise.
1224 * config/tc-mt.c: Likewise.
1225 * config/tc-ns32k.c: Likewise.
1226 * config/tc-openrisc.c: Likewise.
1227 * config/tc-ppc.c: Likewise.
1228 * config/tc-s390.c: Likewise.
1229 * config/tc-sh.c: Likewise.
1230 * config/tc-sh64.c: Likewise.
1231 * config/tc-sparc.c: Likewise.
1232 * config/tc-tic30.c: Likewise.
1233 * config/tc-tic4x.c: Likewise.
1234 * config/tc-tic54x.c: Likewise.
1235 * config/tc-v850.c: Likewise.
1236 * config/tc-vax.c: Likewise.
1237 * config/tc-xc16x.c: Likewise.
1238 * config/tc-xstormy16.c: Likewise.
1239 * config/tc-xtensa.c: Likewise.
1240 * config/tc-z80.c: Likewise.
1241 * config/tc-z8k.c: Likewise.
1242 * macro.h: Don't include sb.h or ansidecl.h.
1243 * sb.h: Don't include stdio.h or ansidecl.h.
1244 * cond.c: Include sb.h.
1245 * itbl-lex.l: Include as.h instead of other system headers.
1246 * itbl-parse.y: Likewise.
1247 * itbl-ops.c: Similarly.
1248 * itbl-ops.h: Don't include as.h or ansidecl.h.
1249 * config/bfin-defs.h: Don't include bfd.h or as.h.
1250 * config/bfin-parse.y: Include as.h instead of other system headers.
1251
9622b051
AM
12522006-06-06 Ben Elliston <bje@au.ibm.com>
1253 Anton Blanchard <anton@samba.org>
1254
1255 * config/tc-ppc.c (parse_cpu): Handle "-mpower6".
1256 (md_show_usage): Document it.
1257 (ppc_setup_opcodes): Test power6 opcode flag bits.
1258 * doc/c-ppc.texi (PowerPC-Opts): Document "-mpower6".
1259
65263ce3
TS
12602006-06-06 Thiemo Seufer <ths@mips.com>
1261 Chao-ying Fu <fu@mips.com>
1262
1263 * config/tc-mips.c (ISA_SUPPORTS_DSP64): New macro.
1264 (CPU_HAS_MIPS3D, CPU_HAS_MDMX, CPU_HAS_DSP, CPU_HAS_MT): Delete.
1265 (macro_build): Update comment.
1266 (mips_ip): Allow DSP64 instructions for MIPS64R2.
1267 (mips_after_parse_args): Remove uses of CPU_HAS_MIPS3D and
1268 CPU_HAS_MDMX.
1269 (mips_cpu_info): Fix formatting. Add MIPS_CPU_ASE_MIPS3D and
1270 MIPS_CPU_ASE_MDMX flags for sb1.
1271
a9e24354
TS
12722006-06-05 Thiemo Seufer <ths@mips.com>
1273
1274 * config/tc-mips.c (macro_build): Use INSERT_OPERAND wherew
1275 appropriate.
1276 (mips16_macro_build): Use MIPS16_INSERT_OPERAND where appropriate.
1277 (mips_ip): Make overflowed/underflowed constant arguments in DSP
1278 and MT instructions a fatal error. Use INSERT_OPERAND where
1279 appropriate. Improve warnings for break and wait code overflows.
1280 Use symbolic constant of OP_MASK_COPZ.
1281 (mips16_ip): Use MIPS16_INSERT_OPERAND where appropriate.
1282
4cfe2c59
DJ
12832006-06-05 Daniel Jacobowitz <dan@codesourcery.com>
1284
1285 * po/Make-in (top_builddir): Define.
1286
e10fad12
JM
12872006-06-02 Joseph S. Myers <joseph@codesourcery.com>
1288
1289 * doc/Makefile.am (TEXI2DVI): Define.
1290 * doc/Makefile.in: Regenerate.
1291 * doc/c-arc.texi: Fix typo.
1292
12e64c2c
AM
12932006-06-01 Alan Modra <amodra@bigpond.net.au>
1294
1295 * config/obj-ieee.c: Delete.
1296 * config/obj-ieee.h: Delete.
1297 * Makefile.am (OBJ_FORMATS): Remove ieee.
1298 (OBJ_FORMAT_CFILES, OBJ_FORMAT_HFILES): Similarly.
1299 (obj-ieee.o): Remove rule.
1300 * Makefile.in: Regenerate.
1301 * configure.in (atof): Remove tahoe.
1302 (OBJ_MAYBE_IEEE): Don't define.
1303 * configure: Regenerate.
1304 * config.in: Regenerate.
1305 * doc/Makefile.in: Regenerate.
1306 * po/POTFILES.in: Regenerate.
1307
20e95c23
DJ
13082006-05-31 Daniel Jacobowitz <dan@codesourcery.com>
1309
1310 * Makefile.am: Replace INTLLIBS and INTLDEPS with LIBINTL
1311 and LIBINTL_DEP everywhere.
1312 (INTLLIBS): Remove.
1313 (INCLUDES, DEP_INCLUDES): Use @INCINTL@.
1314 * acinclude.m4: Include new gettext macros.
1315 * configure.in: Use ZW_GNU_GETTEXT_SISTER_DIR and AM_PO_SUBDIRS.
1316 Remove local code for po/Makefile.
1317 * Makefile.in, configure, doc/Makefile.in: Regenerated.
1318
eebf07fb
NC
13192006-05-30 Nick Clifton <nickc@redhat.com>
1320
1321 * po/es.po: Updated Spanish translation.
1322
b6aee19e
DC
13232006-05-06 Denis Chertykov <denisc@overta.ru>
1324
1325 * doc/c-avr.texi: New file.
1326 * doc/Makefile.am (CPU_DOCS): Add c-avr.texi
1327 * doc/all.texi: Set AVR
1328 * doc/as.texinfo: Include c-avr.texi
1329
f8fdc850 13302006-05-28 Jie Zhang <jie.zhang@analog.com>
a70ae331 1331
f8fdc850
JZ
1332 * config/bfin-parse.y (check_macfunc): Loose the condition of
1333 calling check_multiply_halfregs ().
1334
a3205465
JZ
13352006-05-25 Jie Zhang <jie.zhang@analog.com>
1336
1337 * config/bfin-parse.y (asm_1): Better check and deal with
1338 vector and scalar Multiply 16-Bit Operands instructions.
1339
9b52905e
NC
13402006-05-24 Nick Clifton <nickc@redhat.com>
1341
1342 * config/tc-hppa.c: Convert to ISO C90 format.
1343 * config/tc-hppa.h: Likewise.
1344
13452006-05-24 Carlos O'Donell <carlos@systemhalted.org>
1346 Randolph Chung <randolph@tausq.org>
a70ae331 1347
9b52905e
NC
1348 * config/tc-hppa.c (is_tls_gdidx, is_tls_ldidx, is_tls_dtpoff,
1349 is_tls_ieoff, is_tls_leoff): Define.
1350 (fix_new_hppa): Handle TLS.
1351 (cons_fix_new_hppa): Likewise.
1352 (pa_ip): Likewise.
1353 (md_apply_fix): Handle TLS relocs.
1354 * config/tc-hppa.h (hppa_fix_adjustable): Handle TLS.
1355
a70ae331 13562006-05-24 Bjoern Haase <bjoern.m.haase@web.de>
28c9d252
NC
1357
1358 * config/tc-avr.c: Add new cpu targets avr6, avr2560 and avr2561.
1359
ad3fea08
TS
13602006-05-23 Thiemo Seufer <ths@mips.com>
1361 David Ung <davidu@mips.com>
1362 Nigel Stephens <nigel@mips.com>
1363
1364 [ gas/ChangeLog ]
1365 * config/tc-mips.c (ISA_SUPPORTS_SMARTMIPS): Rename.
1366 (ISA_SUPPORTS_DSP_ASE, ISA_SUPPORTS_MT_ASE, ISA_HAS_64BIT_FPRS,
1367 ISA_HAS_MXHC1): New macros.
1368 (HAVE_32BIT_FPRS): Use ISA_HAS_64BIT_FPRS instead of
1369 ISA_HAS_64BIT_REGS. Formatting fixes. Improved comments.
1370 (mips_cpu_info): Change to use combined ASE/IS_ISA flag.
1371 (MIPS_CPU_IS_ISA, MIPS_CPU_ASE_SMARTMIPS, MIPS_CPU_ASE_DSP,
1372 MIPS_CPU_ASE_MT, MIPS_CPU_ASE_MIPS3D, MIPS_CPU_ASE_MDMX): New defines.
1373 (mips_after_parse_args): Change default handling of float register
1374 size to account for 32bit code with 64bit FP. Better sanity checking
1375 of ISA/ASE/ABI option combinations.
1376 (s_mipsset): Support switching of GPR and FPR sizes via
1377 .set {g,f}p={32,64,default}. Better sanity checking for .set ASE
1378 options.
1379 (mips_elf_final_processing): We should record the use of 64bit FP
1380 registers in 32bit code but we don't, because ELF header flags are
1381 a scarce ressource.
1382 (mips_cpu_info_table): Add ASE flags for CPUs with mandatory ASE
1383 extensions. Add 4ksc, 4kec, 4kem, 4kep, 4ksd, m4kp, 24kec, 24kef,
1384 24kex, 34kc, 34kf, 34kx, 25kf CPU definitions.
1385 (mips_cpu_info_from_isa): Use MIPS_CPU_IS_ISA.
1386 * doc/c-mips.texi: Document .set {g,f}p={32,64,default}. Document
1387 missing -march options. Document .set arch=CPU. Move .set smartmips
1388 to ASE page. Use @code for .set FOO examples.
1389
8b64503a
JZ
13902006-05-23 Jie Zhang <jie.zhang@analog.com>
1391
1392 * config/tc-bfin.c (bfin_start_line_hook): Bump line counters
1393 if needed.
1394
403022e0
JZ
13952006-05-23 Jie Zhang <jie.zhang@analog.com>
1396
1397 * config/bfin-defs.h (bfin_equals): Remove declaration.
1398 * config/bfin-parse.y (asm_1): Remove "expr ASSIGN expr".
1399 * config/tc-bfin.c (bfin_name_is_register): Remove.
1400 (bfin_equals): Remove.
1401 * config/tc-bfin.h (TC_EQUAL_IN_INSN): Redefine as 1.
1402 (bfin_name_is_register): Remove declaration.
1403
7455baf8
TS
14042006-05-19 Thiemo Seufer <ths@mips.com>
1405 Nigel Stephens <nigel@mips.com>
1406
1407 * config/tc-mipc.c (ISA_HAS_ODD_SINGLE_FPR): New define.
1408 (mips_oddfpreg_ok): New function.
1409 (mips_ip): Use it.
1410
707bfff6
TS
14112006-05-19 Thiemo Seufer <ths@mips.com>
1412 David Ung <davidu@mips.com>
1413
1414 * config/tc-mips.h (tc_mips_regname_to_dw2regnum): Declare.
1415 * config/tc-mipc.c (ABI_NEEDS_64BIT_REGS, ISA_HAS_64BIT_REGS,
1416 ISA_HAS_DROR, ISA_HAS_ROR): Reformat.
1417 (regname, RTYPE_MASK, RTYPE_NUM, RTYPE_FPU, RTYPE_FCC, RTYPE_VEC,
1418 RTYPE_GP, RTYPE_CP0, RTYPE_PC, RTYPE_ACC, RTYPE_CCC, RNUM_MASK,
1419 RWARN, GENERIC_REGISTER_NUMBERS, FPU_REGISTER_NAMES,
1420 FPU_CONDITION_CODE_NAMES, COPROC_CONDITION_CODE_NAMES,
1421 N32N64_SYMBOLIC_REGISTER_NAMES, O32_SYMBOLIC_REGISTER_NAMES,
1422 SYMBOLIC_REGISTER_NAMES, MIPS16_SPECIAL_REGISTER_NAMES,
1423 MDMX_VECTOR_REGISTER_NAMES, MIPS_DSP_ACCUMULATOR_NAMES, reg_names,
1424 reg_names_o32, reg_names_n32n64): Define register classes.
1425 (reg_lookup): New function, use register classes.
1426 (md_begin): Reserve register names in the symbol table. Simplify
1427 OBJ_ELF defines.
1428 (mips_ip): Fix comment formatting. Handle symbolic COP0 registers.
1429 Use reg_lookup.
1430 (mips16_ip): Use reg_lookup.
1431 (tc_get_register): Likewise.
1432 (tc_mips_regname_to_dw2regnum): New function.
1433
1df69f4f
TS
14342006-05-19 Thiemo Seufer <ths@mips.com>
1435
1436 * config/tc-arm.c, config/tc-arm.h (tc_arm_regname_to_dw2regnum):
1437 Un-constify string argument.
1438 * config/tc-i386.c, config/tc-i386.h (tc_x86_regname_to_dw2regnum):
1439 Likewise.
1440 * config/tc-m68k.c, config/tc-m68k.h (tc_m68k_regname_to_dw2regnum):
1441 Likewise.
1442 * config/tc-ppc.c, config/tc-ppc.h (tc_ppc_regname_to_dw2regnum):
1443 Likewise.
1444 * config/tc-s390.c, config/tc-s390.h (tc_s390_regname_to_dw2regnum):
1445 Likewise.
1446 * config/tc-sh.c, config/tc-sh.h (sh_regname_to_dw2regnum):
1447 Likewise.
1448 * config/tc-sparc.c, config/tc-sparc.h (sparc_regname_to_dw2regnum):
1449 Likewise.
1450
377260ba
NS
14512006-05-19 Nathan Sidwell <nathan@codesourcery.com>
1452
1453 * gas/config/tc-m68k.c (m68k_init_arch): Move checking of
1454 cfloat/m68881 to correct architecture before using it.
1455
cce7653b
NC
14562006-05-16 Bjoern Haase <bjoern.m.haase@web.de>
1457
a70ae331 1458 * config/tc-avr.h (TC_VALIDATE_FIX): Allow fixups for immediate
cce7653b
NC
1459 constant values.
1460
b0796911
PB
14612006-05-15 Paul Brook <paul@codesourcery.com>
1462
1463 * config/tc-arm.c (arm_adjust_symtab): Use
1464 bfd_is_arm_special_symbol_name.
1465
64b607e6
BW
14662006-05-15 Bob Wilson <bob.wilson@acm.org>
1467
1468 * config/tc-xtensa.c (is_direct_call_opcode, is_branch_jmp_to_next,
1469 xg_assemble_vliw_tokens, xtensa_mark_narrow_branches,
1470 xtensa_fix_short_loop_frags, is_local_forward_loop, relax_frag_immed):
1471 Handle errors from calls to xtensa_opcode_is_* functions.
1472
9b3f89ee
TS
14732006-05-14 Thiemo Seufer <ths@mips.com>
1474
1475 * config/tc-mips.c (macro_build): Test for currently active
1476 mips16 option.
1477 (mips16_ip): Reject invalid opcodes.
1478
370b66a1
CD
14792006-05-11 Carlos O'Donell <carlos@codesourcery.com>
1480
1481 * doc/as.texinfo: Rename "Index" to "AS Index",
1482 and "ABORT" to "ABORT (COFF)".
1483
b6895b4f
PB
14842006-05-11 Paul Brook <paul@codesourcery.com>
1485
1486 * config/tc-arm.c (parse_half): New function.
1487 (operand_parse_code): Remove OP_Iffff. Add OP_HALF.
1488 (parse_operands): Ditto.
1489 (do_mov16): Reject invalid relocations.
1490 (do_t_mov16): Ditto. Use Thumb reloc numbers.
1491 (insns): Replace Iffff with HALF.
1492 (md_apply_fix): Add MOVW and MOVT relocs.
1493 (tc_gen_reloc): Ditto.
1494 * doc/c-arm.texi: Document relocation operators
1495
e28387c3
PB
14962006-05-11 Paul Brook <paul@codesourcery.com>
1497
1498 * config/tc-arm.c (arm_fix_adjustable): Return 0 for function symbols.
1499
89ee2ebe
TS
15002006-05-11 Thiemo Seufer <ths@mips.com>
1501
1502 * config/tc-mips.c (append_insn): Don't check the range of j or
1503 jal addresses.
1504
53baae48
NC
15052006-05-11 Pedro Alves <pedro_alves@portugalmail.pt>
1506
1507 * config/tc-arm.c (md_pcrel_from_section): Force a bias for
a70ae331 1508 relocs against external symbols for WinCE targets.
53baae48
NC
1509 (md_apply_fix): Likewise.
1510
4e2a74a8
TS
15112006-05-09 David Ung <davidu@mips.com>
1512
1513 * config/tc-mips.c (append_insn): Only warn about an out-of-range
1514 j or jal address.
1515
337ff0a5
NC
15162006-05-09 Nick Clifton <nickc@redhat.com>
1517
1518 * config/tc-arm.c (arm_fix_adjustable): For COFF, convert fixups
1519 against symbols which are not going to be placed into the symbol
1520 table.
1521
8c9f705e
BE
15222006-05-09 Ben Elliston <bje@au.ibm.com>
1523
1524 * expr.c (operand): Remove `if (0 && ..)' statement and
1525 subsequently unused target_op label. Collapse `if (1 || ..)'
1526 statement.
1527 * app.c (do_scrub_chars): Remove unused case 0, as it is handled
1528 separately above the switch.
1529
2fd0d2ac
NC
15302006-05-08 Nick Clifton <nickc@redhat.com>
1531
1532 PR gas/2623
1533 * config/tc-msp430.c (line_separator_character): Define as |.
1534
e16bfa71
TS
15352006-05-08 Thiemo Seufer <ths@mips.com>
1536 Nigel Stephens <nigel@mips.com>
1537 David Ung <davidu@mips.com>
1538
1539 * config/tc-mips.c (mips_set_options): Add ase_smartmips flag.
1540 (mips_opts): Likewise.
1541 (file_ase_smartmips): New variable.
1542 (ISA_HAS_ROR): SmartMIPS implements rotate instructions.
1543 (macro_build): Handle SmartMIPS instructions.
1544 (mips_ip): Likewise.
1545 (md_longopts): Add argument handling for smartmips.
1546 (md_parse_options, mips_after_parse_args): Likewise.
1547 (s_mipsset): Add .set smartmips support.
1548 (md_show_usage): Document -msmartmips/-mno-smartmips.
1549 * doc/as.texinfo: Document -msmartmips/-mno-smartmips and
1550 .set smartmips.
1551 * doc/c-mips.texi: Likewise.
1552
32638454
AM
15532006-05-08 Alan Modra <amodra@bigpond.net.au>
1554
1555 * write.c (relax_segment): Add pass count arg. Don't error on
1556 negative org/space on first two passes.
1557 (relax_seg_info): New struct.
1558 (relax_seg, write_object_file): Adjust.
1559 * write.h (relax_segment): Update prototype.
1560
b7fc2769
JB
15612006-05-05 Julian Brown <julian@codesourcery.com>
1562
1563 * config/tc-arm.c (parse_vfp_reg_list): Improve register bounds
1564 checking.
1565 (do_neon_mov): Enable several VMOV variants for VFP. Add suitable
1566 architecture version checks.
1567 (insns): Allow overlapping instructions to be used in VFP mode.
1568
7f841127
L
15692006-05-05 H.J. Lu <hongjiu.lu@intel.com>
1570
1571 PR gas/2598
1572 * config/obj-elf.c (obj_elf_change_section): Allow user
1573 specified SHF_ALPHA_GPREL.
1574
73160847
NC
15752006-05-05 Bjoern Haase <bjoern.m.haase@web.de>
1576
1577 * gas/config/tc-avr.h (TC_VALIDATE_FIX): Define. Disable fixups
1578 for PMEM related expressions.
1579
56487c55
NC
15802006-05-05 Nick Clifton <nickc@redhat.com>
1581
1582 PR gas/2582
1583 * dwarf2dbg.c (INSERT_DIR_SEPARATOR): New macro. Handles the
1584 insertion of a directory separator character into a string at a
1585 given offset. Uses heuristics to decide when to use a backslash
1586 character rather than a forward-slash character.
1587 (dwarf2_directive_loc): Use the macro.
1588 (out_debug_info): Likewise.
1589
d43b4baf
TS
15902006-05-05 Thiemo Seufer <ths@mips.com>
1591 David Ung <davidu@mips.com>
1592
1593 * config/tc-mips.c (macro_build): Add case 'k' to handle cache
1594 instruction.
1595 (macro): Add new case M_CACHE_AB.
1596
088fa78e
KH
15972006-05-04 Kazu Hirata <kazu@codesourcery.com>
1598
1599 * config/tc-arm.c (opcode_tag): Add OT_cinfix3_deprecated.
1600 (opcode_lookup): Issue a warning for opcode with
1601 OT_cinfix3_deprecated. Otherwise treat OT_cinfix3_deprecated
1602 identical to OT_cinfix3.
1603 (TxC3w, TC3w, tC3w): New.
1604 (insns): Use tC3w and TC3w for comparison instructions with
1605 's' suffix.
1606
c9049d30
AM
16072006-05-04 Alan Modra <amodra@bigpond.net.au>
1608
1609 * subsegs.h (struct frchain): Delete frch_seg.
1610 (frchain_root): Delete.
1611 (seg_info): Define as macro.
1612 * subsegs.c (frchain_root): Delete.
1613 (abs_seg_info, und_seg_info, absolute_frchain): Delete.
1614 (subsegs_begin, subseg_change): Adjust for above.
1615 (subseg_set_rest): Likewise. Add new frchain structs to seginfo
1616 rather than to one big list.
1617 (subseg_get): Don't special case abs, und sections.
1618 (subseg_new, subseg_force_new): Don't set frchainP here.
1619 (seg_info): Delete.
1620 (subsegs_print_statistics): Adjust frag chain control list traversal.
1621 * debug.c (dmp_frags): Likewise.
1622 * dwarf2dbg.c (first_frag_for_seg): Don't start looking for frag
1623 at frchain_root. Make use of known frchain ordering.
1624 (last_frag_for_seg): Likewise.
1625 (get_frag_fix): Likewise. Add seg param.
1626 (process_entries, out_debug_aranges): Adjust get_frag_fix calls.
1627 * write.c (chain_frchains_together_1): Adjust for struct frchain.
1628 (SUB_SEGMENT_ALIGN): Likewise.
1629 (subsegs_finish): Adjust frchain list traversal.
1630 * config/tc-xtensa.c (xtensa_cleanup_align_frags): Likewise.
1631 (xtensa_fix_target_frags, xtensa_mark_narrow_branches): Likewise.
1632 (xtensa_mark_zcl_first_insns, xtensa_fix_a0_b_retw_frags): Likewise.
1633 (xtensa_fix_b_j_loop_end_frags): Likewise.
1634 (xtensa_fix_close_loop_end_frags): Likewise.
1635 (xtensa_fix_short_loop_frags, xtensa_sanity_check): Likewise.
1636 (retrieve_segment_info): Delete frch_seg initialisation.
1637
f592407e
AM
16382006-05-03 Alan Modra <amodra@bigpond.net.au>
1639
1640 * subsegs.c (subseg_get): Don't call obj_sec_set_private_data.
1641 * config/obj-elf.h (obj_sec_set_private_data): Delete.
1642 * config/tc-hppa.c (tc_gen_reloc): Don't use bfd_abs_symbol.
1643 * config/tc-mn10300.c (tc_gen_reloc): Likewise.
1644
df7849c5
JM
16452006-05-02 Joseph Myers <joseph@codesourcery.com>
1646
1647 * config/tc-arm.c (do_iwmmxt_wldstbh): Don't multiply offset by 4
1648 here.
1649 (md_apply_fix3): Multiply offset by 4 here for
1650 BFD_RELOC_ARM_CP_OFF_IMM_S2 and BFD_RELOC_ARM_T32_CP_OFF_IMM_S2.
1651
2d545b82
L
16522006-05-02 H.J. Lu <hongjiu.lu@intel.com>
1653 Jan Beulich <jbeulich@novell.com>
1654
1655 * config/tc-i386.c (output_invalid_buf): Change size for
1656 unsigned char.
1657 * config/tc-tic30.c (output_invalid_buf): Likewise.
1658
1659 * config/tc-i386.c (output_invalid): Cast none-ascii char to
1660 unsigned char.
1661 * config/tc-tic30.c (output_invalid): Likewise.
1662
38fc1cb1
DJ
16632006-05-02 Daniel Jacobowitz <dan@codesourcery.com>
1664
1665 * doc/Makefile.am (AM_MAKEINFOFLAGS): New.
1666 (TEXI2POD): Use AM_MAKEINFOFLAGS.
1667 (asconfig.texi): Don't set top_srcdir.
1668 * doc/as.texinfo: Don't use top_srcdir.
1669 * aclocal.m4, Makefile.in, doc/Makefile.in: Regenerated.
1670
2d545b82
L
16712006-05-02 H.J. Lu <hongjiu.lu@intel.com>
1672
1673 * config/tc-i386.c (output_invalid_buf): Change size to 16.
1674 * config/tc-tic30.c (output_invalid_buf): Likewise.
1675
1676 * config/tc-i386.c (output_invalid): Use snprintf instead of
1677 sprintf.
1678 * config/tc-ia64.c (declare_register_set): Likewise.
1679 (emit_one_bundle): Likewise.
1680 (check_dependencies): Likewise.
1681 * config/tc-tic30.c (output_invalid): Likewise.
1682
a8bc6c78
PB
16832006-05-02 Paul Brook <paul@codesourcery.com>
1684
1685 * config/tc-arm.c (arm_optimize_expr): New function.
1686 * config/tc-arm.h (md_optimize_expr): Define
1687 (arm_optimize_expr): Add prototype.
1688 (TC_FORCE_RELOCATION_SUB_SAME): Define.
1689
58633d9a
BE
16902006-05-02 Ben Elliston <bje@au.ibm.com>
1691
22772e33
BE
1692 * config/obj-elf.h (ELF_TARGET_SYMBOL_FIELDS): Make single bit
1693 field unsigned.
1694
58633d9a
BE
1695 * sb.h (sb_list_vector): Move to sb.c.
1696 * sb.c (free_list): Use type of sb_list_vector directly.
1697 (sb_build): Fix off-by-one error in assertion about `size'.
1698
89cdfe57
BE
16992006-05-01 Ben Elliston <bje@au.ibm.com>
1700
1701 * listing.c (listing_listing): Remove useless loop.
1702 * macro.c (macro_expand): Remove is_positional local variable.
1703 * read.c (s_comm_internal): Simplify `if' condition 1 || x -> 1
1704 and simplify surrounding expressions, where possible.
1705 (assign_symbol): Likewise.
1706 (s_weakref): Likewise.
1707 * symbols.c (colon): Likewise.
1708
c35da140
AM
17092006-05-01 James Lemke <jwlemke@wasabisystems.com>
1710
1711 * subsegs.c (subseg_set_rest): Always set seginfp->frchainP if NULL.
1712
9bcd4f99
TS
17132006-04-30 Thiemo Seufer <ths@mips.com>
1714 David Ung <davidu@mips.com>
1715
1716 * config/tc-mips.c (validate_mips_insn): Handling of udi cases.
1717 (mips_immed): New table that records various handling of udi
1718 instruction patterns.
1719 (mips_ip): Adds udi handling.
1720
001ae1a4
AM
17212006-04-28 Alan Modra <amodra@bigpond.net.au>
1722
1723 * dwarf2dbg.c (get_line_subseg): Attach new struct line_seg to end
1724 of list rather than beginning.
1725
136da414
JB
17262006-04-26 Julian Brown <julian@codesourcery.com>
1727
1728 * gas/config/tc-arm.c (neon_is_quarter_float): Move, and rename to...
1729 (is_quarter_float): Rename from above. Simplify slightly.
1730 (parse_qfloat_immediate): Parse a "quarter precision" floating-point
1731 number.
1732 (parse_neon_mov): Parse floating-point constants.
1733 (neon_qfloat_bits): Fix encoding.
1734 (neon_cmode_for_move_imm): Tweak to use floating-point encoding in
1735 preference to integer encoding when using the F32 type.
1736
dcbf9037
JB
17372006-04-26 Julian Brown <julian@codesourcery.com>
1738
1739 * config/tc-arm.c (neon_el_type): Make NT_invtype be the zero (so
1740 zero-initialising structures containing it will lead to invalid types).
1741 (arm_it): Add vectype to each operand.
1742 (NTA_HASTYPE, NTA_HASINDEX): Constants used in neon_typed_alias
1743 defined field.
1744 (neon_typed_alias): New structure. Extra information for typed
1745 register aliases.
1746 (reg_entry): Add neon type info field.
1747 (arm_reg_parse): Remove RTYPE argument (revert to previous arguments).
1748 Break out alternative syntax for coprocessor registers, etc. into...
1749 (arm_reg_alt_syntax): New function. Alternate syntax handling broken
1750 out from arm_reg_parse.
1751 (parse_neon_type): Move. Return SUCCESS/FAIL.
1752 (first_error): New function. Call to ensure first error which occurs is
1753 reported.
1754 (parse_neon_operand_type): Parse exactly one type.
1755 (NEON_ALL_LANES, NEON_INTERLEAVE_LANES): Move.
1756 (parse_typed_reg_or_scalar): New function. Handle core of both
1757 arm_typed_reg_parse and parse_scalar.
1758 (arm_typed_reg_parse): Parse a register with an optional type.
1759 (NEON_SCALAR_REG, NEON_SCALAR_INDEX): Extract parts of parse_scalar
1760 result.
1761 (parse_scalar): Parse a Neon scalar with optional type.
1762 (parse_reg_list): Use first_error.
1763 (parse_vfp_reg_list): Use arm_typed_reg_parse instead of arm_reg_parse.
1764 (neon_alias_types_same): New function. Return true if two (alias) types
1765 are the same.
1766 (parse_neon_el_struct_list): Use parse_typed_reg_or_scalar. Return type
1767 of elements.
1768 (insert_reg_alias): Return new reg_entry not void.
1769 (insert_neon_reg_alias): New function. Insert type/index information as
1770 well as register for alias.
1771 (create_neon_reg_alias): New function. Parse .dn/.qn directives and
1772 make typed register aliases accordingly.
1773 (s_dn, s_qn): New functions. Handle incorrectly used .dn/.qn at start
1774 of line.
1775 (s_unreq): Delete type information if present.
1776 (s_arm_unwind_save_mmxwr): Remove arg 3 from arm_reg_parse calls.
1777 (s_arm_unwind_save_mmxwcg): Likewise.
1778 (s_arm_unwind_movsp): Likewise.
1779 (s_arm_unwind_setfp): Likewise.
1780 (parse_shift): Likewise.
1781 (parse_shifter_operand): Likewise.
1782 (parse_address): Likewise.
1783 (parse_tb): Likewise.
1784 (tc_arm_regname_to_dw2regnum): Likewise.
1785 (md_pseudo_table): Add dn, qn.
1786 (parse_neon_mov): Handle typed operands.
1787 (parse_operands): Likewise.
1788 (neon_type_mask): Add N_SIZ.
1789 (N_ALLMODS): New macro.
1790 (neon_check_shape): Fix typo in NS_DDD_QQQ case. Use first_error.
1791 (el_type_of_type_chk): Add some safeguards.
1792 (modify_types_allowed): Fix logic bug.
1793 (neon_check_type): Handle operands with types.
1794 (neon_three_same): Remove redundant optional arg handling.
1795 (do_neon_dyadic_i64_su, do_neon_shl_imm, do_neon_qshl_imm)
1796 (do_neon_logic, do_neon_qdmulh, do_neon_fcmp_absolute)
1797 (do_neon_step): Adjust accordingly.
1798 (neon_cmode_for_logic_imm): Use first_error.
1799 (do_neon_bitfield): Call neon_check_type.
1800 (neon_dyadic): Rename to...
1801 (neon_dyadic_misc): ...this. New name for neon_dyadic. Add bitfield
1802 to allow modification of type of the destination.
1803 (do_neon_dyadic_if_su, do_neon_dyadic_if_i, do_neon_dyadic_if_i_d)
1804 (do_neon_addsub_if_i, do_neon_mul): Adjust accordingly.
1805 (do_neon_compare): Make destination be an untyped bitfield.
1806 (neon_scalar_for_mul): Use NEON_SCALAR_REG, NEON_SCALAR_INDEX.
1807 (neon_mul_mac): Return early in case of errors.
1808 (neon_move_immediate): Use first_error.
1809 (neon_mac_reg_scalar_long): Fix type to include scalar.
1810 (do_neon_dup): Likewise.
1811 (do_neon_mov): Likewise (in several places).
1812 (do_neon_tbl_tbx): Fix type.
1813 (do_neon_ld_st_interleave, neon_alignment_bit, do_neon_ld_st_lane)
1814 (do_neon_ld_dup): Exit early in case of errors and/or use
1815 first_error.
1816 (opcode_lookup): Update for parse_neon_type returning SUCCESS/FAIL.
1817 Handle .dn/.qn directives.
1818 (REGDEF): Add zero for reg_entry neon field.
1819
5287ad62
JB
18202006-04-26 Julian Brown <julian@codesourcery.com>
1821
1822 * config/tc-arm.c (limits.h): Include.
1823 (fpu_arch_vfp_v3, fpu_vfp_ext_v3, fpu_neon_ext_v1)
1824 (fpu_vfp_v3_or_neon_ext): Declare constants.
1825 (neon_el_type): New enumeration of types for Neon vector elements.
1826 (neon_type_el): New struct. Define type and size of a vector element.
1827 (NEON_MAX_TYPE_ELS): Define constant. The maximum number of types per
1828 instruction.
1829 (neon_type): Define struct. The type of an instruction.
1830 (arm_it): Add 'vectype' for the current instruction.
1831 (isscalar, immisalign, regisimm, isquad): New predicates for operands.
1832 (vfp_sp_reg_pos): Rename to...
1833 (vfp_reg_pos): ...this, and add VFP_REG_Dd, VFP_REG_Dm, VFP_REG_Dn
1834 tags.
1835 (arm_reg_type): Add REG_TYPE_NQ (Neon Q register) and REG_TYPE_NDQ
1836 (Neon D or Q register).
1837 (reg_expected_msgs): Sync with above. Allow VFD to mean VFP or Neon D
1838 register.
1839 (GE_OPT_PREFIX_BIG): Define constant, for use in...
1840 (my_get_expression): Allow above constant as argument to accept
1841 64-bit constants with optional prefix.
1842 (arm_reg_parse): Add extra argument to return the specific type of
1843 register in when either a D or Q register (REG_TYPE_NDQ) is
1844 requested. Can be NULL.
1845 (parse_scalar): New function. Parse Neon scalar (vector reg and index).
1846 (parse_reg_list): Update for new arm_reg_parse args.
1847 (parse_vfp_reg_list): Allow parsing of Neon D/Q register lists.
1848 (parse_neon_el_struct_list): New function. Parse element/structure
1849 register lists for VLD<n>/VST<n> instructions.
1850 (s_arm_unwind_save_vfp): Update for new parse_vfp_reg_list args.
1851 (s_arm_unwind_save_mmxwr): Likewise.
1852 (s_arm_unwind_save_mmxwcg): Likewise.
1853 (s_arm_unwind_movsp): Likewise.
1854 (s_arm_unwind_setfp): Likewise.
1855 (parse_big_immediate): New function. Parse an immediate, which may be
1856 64 bits wide. Put results in inst.operands[i].
1857 (parse_shift): Update for new arm_reg_parse args.
1858 (parse_address): Likewise. Add parsing of alignment specifiers.
1859 (parse_neon_mov): Parse the operands of a VMOV instruction.
1860 (operand_parse_code): Add OP_RND, OP_RNQ, OP_RNDQ, OP_RNSC, OP_NRDLST,
1861 OP_NSTRLST, OP_NILO, OP_RNDQ_I0, OP_RR_RNSC, OP_RNDQ_RNSC, OP_RND_RNSC,
1862 OP_VMOV, OP_RNDQ_IMVNb, OP_RNDQ_I63b, OP_I0, OP_I16z, OP_I32z, OP_I64,
1863 OP_I64z, OP_oI32b, OP_oRND, OP_oRNQ, OP_oRNDQ.
1864 (parse_operands): Handle new codes above.
1865 (encode_arm_vfp_sp_reg): Rename to...
1866 (encode_arm_vfp_reg): ...this. Handle D regs (0-31) too. Complain if
1867 selected VFP version only supports D0-D15.
1868 (do_vfp_sp_monadic, do_vfp_sp_dyadic, do_vfp_sp_compare_z)
1869 (do_vfp_dp_sp_cvt, do_vfp_reg_from_sp, do_vfp_reg2_from_sp2)
1870 (do_vfp_sp_from_reg, do_vfp_sp2_from_reg2, do_vfp_sp_ldst)
1871 (do_vfp_dp_ldst, vfp_sp_ldstm, vfp_dp_ldstm): Update for new
1872 encode_arm_vfp_reg name, and allow 32 D regs.
1873 (do_vfp_dp_rd_rm, do_vfp_dp_rn_rd, do_vfp_dp_rd_rn, do_vfp_dp_rd_rn_rm)
1874 (do_vfp_rm_rd_rn): New functions to encode VFP insns allowing 32 D
1875 regs.
1876 (do_vfp_sp_const, do_vfp_dp_const, vfp_conv, do_vfp_sp_conv_16)
1877 (do_vfp_dp_conv_16, do_vfp_sp_conv_32, do_vfp_dp_conv_32): Handle
1878 constant-load and conversion insns introduced with VFPv3.
1879 (neon_tab_entry): New struct.
1880 (NEON_ENC_TAB): Bit patterns for overloaded Neon instructions, and
1881 those which are the targets of pseudo-instructions.
1882 (neon_opc): Enumerate opcodes, use as indices into...
1883 (neon_enc_tab): ...this. Hold data from NEON_ENC_TAB.
1884 (NEON_ENC_INTEGER, NEON_ENC_ARMREG, NEON_ENC_POLY, NEON_ENC_FLOAT)
1885 (NEON_ENC_SCALAR, NEON_ENC_IMMED, NEON_ENC_INTERLV, NEON_ENC_LANE)
1886 (NEON_ENC_DUP): Define meaningful helper macros to look up values in
1887 neon_enc_tab.
1888 (neon_shape): Enumerate shapes (permitted register widths, etc.) for
1889 Neon instructions.
1890 (neon_type_mask): New. Compact type representation for type checking.
1891 (N_SU_ALL, N_SU_32, N_SU_16_64, N_SUF_32, N_I_ALL, N_IF_32): Common
1892 permitted type combinations.
1893 (N_IGNORE_TYPE): New macro.
1894 (neon_check_shape): New function. Check an instruction shape for
1895 multiple alternatives. Return the specific shape for the current
1896 instruction.
1897 (neon_modify_type_size): New function. Modify a vector type and size,
1898 depending on the bit mask in argument 1.
1899 (neon_type_promote): New function. Convert a given "key" type (of an
1900 operand) into the correct type for a different operand, based on a bit
1901 mask.
1902 (type_chk_of_el_type): New function. Convert a type and size into the
1903 compact representation used for type checking.
1904 (el_type_of_type_ckh): New function. Reverse of above (only when a
1905 single bit is set in the bit mask).
1906 (modify_types_allowed): New function. Alter a mask of allowed types
1907 based on a bit mask of modifications.
1908 (neon_check_type): New function. Check the type of the current
1909 instruction against the variable argument list. The "key" type of the
1910 instruction is returned.
1911 (neon_dp_fixup): New function. Fill in and modify instruction bits for
1912 a Neon data-processing instruction depending on whether we're in ARM
1913 mode or Thumb-2 mode.
1914 (neon_logbits): New function.
1915 (neon_three_same, neon_two_same, do_neon_dyadic_i_su)
1916 (do_neon_dyadic_i64_su, neon_imm_shift, do_neon_shl_imm)
1917 (do_neon_qshl_imm, neon_cmode_for_logic_imm, neon_bits_same_in_bytes)
1918 (neon_squash_bits, neon_is_quarter_float, neon_qfloat_bits)
1919 (neon_cmode_for_move_imm, neon_write_immbits, neon_invert_size)
1920 (do_neon_logic, do_neon_bitfield, neon_dyadic, do_neon_dyadic_if_su)
1921 (do_neon_dyadic_if_su_d, do_neon_dyadic_if_i, do_neon_dyadic_if_i_d)
1922 (do_neon_addsub_if_i, neon_exchange_operands, neon_compare)
1923 (do_neon_cmp, do_neon_cmp_inv, do_neon_ceq, neon_scalar_for_mul)
1924 (neon_mul_mac, do_neon_mac_maybe_scalar, do_neon_tst, do_neon_mul)
1925 (do_neon_qdmulh, do_neon_fcmp_absolute, do_neon_fcmp_absolute_inv)
1926 (do_neon_step, do_neon_abs_neg, do_neon_sli, do_neon_sri)
1927 (do_neon_qshlu_imm, do_neon_qmovn, do_neon_qmovun)
1928 (do_neon_rshift_sat_narrow, do_neon_rshift_sat_narrow_u, do_neon_movn)
1929 (do_neon_rshift_narrow, do_neon_shll, neon_cvt_flavour, do_neon_cvt)
1930 (neon_move_immediate, do_neon_mvn, neon_mixed_length)
1931 (do_neon_dyadic_long, do_neon_abal, neon_mac_reg_scalar_long)
1932 (do_neon_mac_maybe_scalar_long, do_neon_dyadic_wide, do_neon_vmull)
1933 (do_neon_ext, do_neon_rev, do_neon_dup, do_neon_mov)
1934 (do_neon_rshift_round_imm, do_neon_movl, do_neon_trn, do_neon_zip_uzp)
1935 (do_neon_sat_abs_neg, do_neon_pair_long, do_neon_recip_est)
1936 (do_neon_cls, do_neon_clz, do_neon_cnt, do_neon_swp, do_neon_tbl_tbx)
1937 (do_neon_ldm_stm, do_neon_ldr_str, do_neon_ld_st_interleave)
1938 (neon_alignment_bit, do_neon_ld_st_lane, do_neon_ld_dup)
1939 (do_neon_ldx_stx): New functions. Neon bit encoding and encoding
1940 helpers.
1941 (parse_neon_type): New function. Parse Neon type specifier.
1942 (opcode_lookup): Allow parsing of Neon type specifiers.
1943 (REGNUM2, REGSETH, REGSET2): New macros.
1944 (reg_names): Add new VFPv3 and Neon registers.
1945 (NUF, nUF, NCE, nCE): New macros for opcode table.
1946 (insns): More VFP registers allowed in fcpyd, fmdhr, fmdlr, fmrdh,
1947 fmrdl, fabsd, fnegd, fsqrtd, faddd, fsubd, fmuld, fdivd, fmacd, fmscd,
1948 fnmuld, fnmacd, fnmscd, fcmpd, fcmpzd, fcmped, fcmpezd, fmdrr, fmrrd.
1949 Add Neon instructions vaba, vhadd, vrhadd, vhsub, vqadd, vqsub, vrshl,
1950 vqrshl, vshl, vqshl{u}, vand, vbic, vorr, vorn, veor, vbsl, vbit, vbif,
1951 vabd, vmax, vmin, vcge, vcgt, vclt, vcle, vceq, vpmax, vpmin, vmla,
1952 vmls, vpadd, vadd, vsub, vtst, vmul, vqdmulh, vqrdmulh, vacge, vacgt,
1953 vaclt, vacle, vrecps, vrsqrts, vabs, vneg, v{r}shr, v{r}sra, vsli,
1954 vsri, vqshrn, vq{r}shr{u}n, v{r}shrn, vshll, vcvt, vmov, vmvn, vabal,
1955 vabdl, vaddl, vsubl, vmlal, vmlsl, vaddw, vsubw, v{r}addhn, v{r}subhn,
1956 vqdmlal, vqdmlsl, vqdmull, vmull, vext, vrev64, vrev32, vrev16, vdup,
1957 vmovl, v{q}movn, vzip, vuzp, vqabs, vqneg, vpadal, vpaddl, vrecpe,
1958 vrsqrte, vcls, vclz, vcnt, vswp, vtrn, vtbl, vtbx, vldm, vstm, vldr,
1959 vstr, vld[1234], vst[1234], fconst[sd], f[us][lh]to[sd],
1960 fto[us][lh][sd].
1961 (tc_arm_regname_to_dw2regnum): Update for arm_reg_parse args.
1962 (arm_cpu_option_table): Add Neon and VFPv3 to Cortex-A8.
1963 (arm_option_cpu_value): Add vfp3 and neon.
1964 (aeabi_set_public_attributes): Support VFPv3 and NEON attributes. Fix
1965 VFPv1 attribute.
1966
1946c96e
BW
19672006-04-25 Bob Wilson <bob.wilson@acm.org>
1968
1969 * config/xtensa-relax.c (widen_spec_list): Use new "WIDE.<opcode>"
1970 syntax instead of hardcoded opcodes with ".w18" suffixes.
1971 (wide_branch_opcode): New.
1972 (build_transition): Use it to check for wide branch opcodes with
1973 either ".w18" or ".w15" suffixes.
1974
5033a645
BW
19752006-04-25 Bob Wilson <bob.wilson@acm.org>
1976
1977 * config/tc-xtensa.c (xtensa_create_literal_symbol,
1978 xg_assemble_literal, xg_assemble_literal_space): Do not set the
1979 frag's is_literal flag.
1980
395fa56f
BW
19812006-04-25 Bob Wilson <bob.wilson@acm.org>
1982
1983 * config/xtensa-relax.c (XCHAL_HAVE_WIDE_BRANCHES): Provide default.
1984
708587a4
KH
19852006-04-23 Kazu Hirata <kazu@codesourcery.com>
1986
1987 * config/obj-coff.c, config/tc-arm.c, config/tc-bfin.c,
1988 config/tc-cris.c, config/tc-crx.c, config/tc-i386.c,
1989 config/tc-ia64.c, config/tc-maxq.c, config/tc-maxq.h,
1990 config/tc-mips.c, config/tc-msp430.c, config/tc-sh.c,
1991 config/tc-tic4x.c, config/tc-xtensa.c: Fix comment typos.
1992
8463be01
PB
19932005-04-20 Paul Brook <paul@codesourcery.com>
1994
1995 * config/tc-arm.c (s_arm_arch, s_arm_cpu, s_arm_fpu): Enable for
1996 all targets.
1997 (md_pseudo_table): Enable .arch, .cpu and .fpu for all targets.
1998
f26a5955
AM
19992006-04-19 Alan Modra <amodra@bigpond.net.au>
2000
2001 * Makefile.am (CPU_TYPES): Add maxq and mt. Sort.
2002 (CPU_OBJ_VALID): Change sense of COFF test to default to invalid.
2003 Make some cpus unsupported on ELF. Run "make dep-am".
2004 * Makefile.in: Regenerate.
2005
241a6c40
AM
20062006-04-19 Alan Modra <amodra@bigpond.net.au>
2007
2008 * configure.in (--enable-targets): Indent help message.
2009 * configure: Regenerate.
2010
bb8f5920
L
20112006-04-18 H.J. Lu <hongjiu.lu@intel.com>
2012
2013 PR gas/2533
2014 * config/tc-i386.c (i386_immediate): Check illegal immediate
2015 register operand.
2016
23d9d9de
AM
20172006-04-18 Alan Modra <amodra@bigpond.net.au>
2018
64e74474
AM
2019 * config/tc-i386.c: Formatting.
2020 (output_disp, output_imm): ISO C90 params.
2021
6cbe03fb
AM
2022 * frags.c (frag_offset_fixed_p): Constify args.
2023 * frags.h (frag_offset_fixed_p): Ditto.
2024
23d9d9de
AM
2025 * config/tc-dlx.h (tc_coff_symbol_emit_hook): Delete.
2026 (COFF_MAGIC): Delete.
a37d486e
AM
2027
2028 * config/tc-xc16x.h (TC_LINKRELAX_FIXUP): Delete.
2029
e7403566
DJ
20302006-04-16 Daniel Jacobowitz <dan@codesourcery.com>
2031
2032 * po/POTFILES.in: Regenerated.
2033
58ab4f3d
MM
20342006-04-16 Mark Mitchell <mark@codesourcery.com>
2035
2036 * doc/as.texinfo: Mention that some .type syntaxes are not
2037 supported on all architectures.
2038
482fd9f9
BW
20392006-04-14 Sterling Augustine <sterling@tensilica.com>
2040
2041 * config/tc-xtensa.c (emit_single_op): Do not relax MOVI
2042 instructions when such transformations have been disabled.
2043
05d58145
BW
20442006-04-10 Sterling Augustine <sterling@tensilica.com>
2045
2046 * config/tc-xtensa.c (xg_assemble_vliw_tokens): Record loop target
2047 symbols in RELAX[_CHECK]_ALIGN_NEXT_OPCODE frags.
2048 (xtensa_fix_close_loop_end_frags): Use the recorded values instead of
2049 decoding the loop instructions. Remove current_offset variable.
2050 (xtensa_fix_short_loop_frags): Likewise.
2051 (min_bytes_to_other_loop_end): Remove current_offset argument.
2052
9e75b3fa
AM
20532006-04-09 Arnold Metselaar <arnold.metselaar@planet.nl>
2054
a37d486e 2055 * config/tc-z80.c (z80_optimize_expr): Removed.
9e75b3fa
AM
2056 * config/tc-z80.h (z80_optimize_expr, md_optimize_expr): Removed.
2057
d727e8c2
NC
20582006-04-07 Joerg Wunsch <j.gnu@uriah.heep.sax.de>
2059
2060 * gas/config/tc-avr.c (mcu_types): Add support for attiny261,
2061 attiny461, attiny861, attiny25, attiny45, attiny85,attiny24,
2062 attiny44, attiny84, at90pwm2, at90pwm3, atmega164, atmega324,
2063 atmega644, atmega329, atmega3290, atmega649, atmega6490,
2064 atmega406, atmega640, atmega1280, atmega1281, at90can32,
2065 at90can64, at90usb646, at90usb647, at90usb1286 and
2066 at90usb1287.
2067 Move atmega48 and atmega88 from AVR_ISA_M8 to AVR_ISA_PWMx.
2068
d252fdde
PB
20692006-04-07 Paul Brook <paul@codesourcery.com>
2070
2071 * config/tc-arm.c (parse_operands): Set default error message.
2072
ab1eb5fe
PB
20732006-04-07 Paul Brook <paul@codesourcery.com>
2074
2075 * config/tc-arm.c (parse_tb): Set inst.error before returning FAIL.
2076
7ae2971b
PB
20772006-04-07 Paul Brook <paul@codesourcery.com>
2078
2079 * config/tc-arm.c (md_apply_fix): Set H bit on blx instruction.
2080
53365c0d
PB
20812006-04-07 Paul Brook <paul@codesourcery.com>
2082
2083 * config/tc-arm.c (THUMB2_LOAD_BIT): Define.
2084 (move_or_literal_pool): Handle Thumb-2 instructions.
2085 (do_t_ldst): Call move_or_literal_pool for =N addressing modes.
2086
45aa61fe
AM
20872006-04-07 Alan Modra <amodra@bigpond.net.au>
2088
2089 PR 2512.
2090 * config/tc-i386.c (match_template): Move 64-bit operand tests
2091 inside loop.
2092
108a6f8e
CD
20932006-04-06 Carlos O'Donell <carlos@codesourcery.com>
2094
2095 * po/Make-in: Add install-html target.
2096 * Makefile.am: Add install-html and install-html-recursive targets.
2097 * Makefile.in: Regenerate.
2098 * configure.in: AC_SUBST datarootdir, docdir, htmldir.
2099 * configure: Regenerate.
2100 * doc/Makefile.am: Add install-html and install-html-am targets.
2101 * doc/Makefile.in: Regenerate.
2102
ec651a3b
AM
21032006-04-06 Alan Modra <amodra@bigpond.net.au>
2104
2105 * frags.c (frag_offset_fixed_p): Reinitialise offset before
2106 second scan.
2107
910600e9
RS
21082006-04-05 Richard Sandiford <richard@codesourcery.com>
2109 Daniel Jacobowitz <dan@codesourcery.com>
2110
2111 * config/tc-sparc.c (sparc_target_format): Handle TE_VXWORKS.
2112 (GOTT_BASE, GOTT_INDEX): New.
2113 (tc_gen_reloc): Don't alter relocations against GOTT_BASE and
2114 GOTT_INDEX when generating VxWorks PIC.
2115 * configure.tgt (sparc*-*-vxworks*): Remove this special case;
2116 use the generic *-*-vxworks* stanza instead.
2117
99630778
AM
21182006-04-04 Alan Modra <amodra@bigpond.net.au>
2119
2120 PR 997
2121 * frags.c (frag_offset_fixed_p): New function.
2122 * frags.h (frag_offset_fixed_p): Declare.
2123 * expr.c (expr): Use frag_offset_fixed_p when simplifying subtraction.
2124 (resolve_expression): Likewise.
2125
a02728c8
BW
21262006-04-03 Sterling Augustine <sterling@tensilica.com>
2127
2128 * config/tc-xtensa.c (init_op_placement_info_table): Check for formats
2129 of the same length but different numbers of slots.
2130
9dfde49d
AS
21312006-03-30 Andreas Schwab <schwab@suse.de>
2132
2133 * configure.in: Fix help string for --enable-targets option.
2134 * configure: Regenerate.
2135
2da12c60
NS
21362006-03-28 Nathan Sidwell <nathan@codesourcery.com>
2137
6d89cc8f
NS
2138 * gas/config/tc-m68k.c (find_cf_chip): Merge into ...
2139 (m68k_ip): ... here. Use for all chips. Protect against buffer
2140 overrun and avoid excessive copying.
2141
2da12c60
NS
2142 * config/tc-m68k.c (m68000_control_regs, m68010_control_regs,
2143 m68020_control_regs, m68040_control_regs, m68060_control_regs,
2144 mcf_control_regs, mcf5208_control_regs, mcf5213_control_regs,
2145 mcf5329_control_regs, mcf5249_control_regs, mcf528x_control_regs,
2146 mcfv4e_control_regs, m68010_control_regs): Rename and reorder to ...
2147 (m68000_ctrl, m68010_ctrl, m68020_ctrl, m68040_ctrl, m68060_ctrl,
a70ae331 2148 mcf_ctrl, mcf5208_ctrl, mcf5213_ctrl, mcf5235_ctrl, mcf5249_ctrl,
2da12c60
NS
2149 mcf5216_ctrl, mcf5250_ctrl, mcf5271_ctrl, mcf5272_ctrl,
2150 mcf5282_ctrl, mcfv4e_ctrl): ... these.
2151 (mcf5275_ctrl, mcf5329_ctrl, mcf5373_ctrl): New.
2152 (struct m68k_cpu): Change chip field to control_regs.
2153 (current_chip): Remove.
2154 (control_regs): New.
2155 (m68k_archs, m68k_extensions): Adjust.
2156 (m68k_cpus): Reorder to be in cpu number order. Adjust.
2157 (CPU_ALLOW_MC, CPU_ALLOW_NEGATION): Remove.
2158 (find_cf_chip): Reimplement for new organization of cpu table.
2159 (select_control_regs): Remove.
2160 (mri_chip): Adjust.
2161 (struct save_opts): Save control regs, not chip.
2162 (s_save, s_restore): Adjust.
2163 (m68k_lookup_cpu): Give deprecated warning when necessary.
2164 (m68k_init_arch): Adjust.
2165 (md_show_usage): Adjust for new cpu table organization.
2166
1ac4baed
BS
21672006-03-25 Bernd Schmidt <bernd.schmidt@analog.com>
2168
2169 * config/bfin-defs.h (Expr_Node_Type enum): Add Expr_Node_GOT_Reloc.
2170 * config/bfin-lex.l: Recognize GOT17M4 and FUNCDESC_GOT17M4.
2171 * config/bfin-parse.y: Include "libbfd.h", "elf/common.h" and
2172 "elf/bfin.h".
2173 (GOT17M4, FUNCDESC_GOT17M4): New tokens of type <value>.
2174 (any_gotrel): New rule.
2175 (got): Use it, and create Expr_Node_GOT_Reloc nodes.
2176 * config/tc-bfin.c: Include "libbfd.h", "elf/common.h" and
2177 "elf/bfin.h".
2178 (DEFAULT_FLAGS, bfin_flags, bfin_pic_flag): New.
2179 (bfin_pic_ptr): New function.
2180 (md_pseudo_table): Add it for ".picptr".
2181 (OPTION_FDPIC): New macro.
2182 (md_longopts): Add -mfdpic.
2183 (md_parse_option): Handle it.
2184 (md_begin): Set BFD flags.
2185 (md_apply_fix3, bfin_fix_adjustable): Handle new relocs.
2186 (bfin_gen_ldstidxi): Adjust to match the trees that the parser gives
2187 us for GOT relocs.
2188 * Makefile.am (bfin-parse.o): Update dependencies.
2189 (DEPTC_bfin_elf): Likewise.
2190 * Makefile.in: Regenerate.
2191
a9d34880
RS
21922006-03-25 Richard Sandiford <richard@codesourcery.com>
2193
2194 * config/tc-m68k.c (m68k_cpus): Change cpu_cf5208 entries to use
2195 mcfemac instead of mcfmac.
2196
9ca26584
AJ
21972006-03-23 Michael Matz <matz@suse.de>
2198
2199 * config/tc-i386.c (type_names): Correct placement of 'static'.
2200 (reloc): Map some more relocs to their 64 bit counterpart when
2201 size is 8.
2202 (output_insn): Work around breakage if DEBUG386 is defined.
2203 (output_disp): A BFD_RELOC_64 with GOT_symbol as operand also
2204 needs to be mapped to BFD_RELOC_X86_64_GOTPC64 or
2205 BFD_RELOC_X86_64_GOTPC32. Also x86-64 handles pcrel addressing
2206 different from i386.
2207 (output_imm): Ditto.
2208 (lex_got): Recognize @PLTOFF and @GOTPLT. Make @GOT accept also
2209 Imm64.
2210 (md_convert_frag): Jumps can now be larger than 2GB away, error
2211 out in that case.
2212 (tc_gen_reloc): New relocs are passed through. BFD_RELOC_64
2213 and BFD_RELOC_64_PCREL are mapped to BFD_RELOC_X86_64_GOTPC64.
2214
0a44bf69
RS
22152006-03-22 Richard Sandiford <richard@codesourcery.com>
2216 Daniel Jacobowitz <dan@codesourcery.com>
2217 Phil Edwards <phil@codesourcery.com>
2218 Zack Weinberg <zack@codesourcery.com>
2219 Mark Mitchell <mark@codesourcery.com>
2220 Nathan Sidwell <nathan@codesourcery.com>
2221
2222 * config/tc-mips.c (mips_target_format): Handle vxworks targets.
2223 (md_begin): Complain about -G being used for PIC. Don't change
2224 the text, data and bss alignments on VxWorks.
2225 (reloc_needs_lo_p): Don't return true for R_MIPS_GOT16 when
2226 generating VxWorks PIC.
2227 (load_address): Extend SVR4_PIC handling to VXWORKS_PIC.
2228 (macro): Likewise, but do not treat la $25 specially for
2229 VxWorks PIC, and do not handle jal.
2230 (OPTION_MVXWORKS_PIC): New macro.
2231 (md_longopts): Add -mvxworks-pic.
2232 (md_parse_option): Don't complain about using PIC and -G together here.
2233 Handle OPTION_MVXWORKS_PIC.
2234 (md_estimate_size_before_relax): Always use the first relaxation
2235 sequence on VxWorks.
2236 * config/tc-mips.h (VXWORKS_PIC): New.
2237
080eb7fe
PB
22382006-03-21 Paul Brook <paul@codesourcery.com>
2239
2240 * config/tc-arm.c (md_apply_fix): Fix typo in offset mask.
2241
03aaa593
BW
22422006-03-21 Sterling Augustine <sterling@tensilica.com>
2243
2244 * config/tc-xtensa.c (enforce_three_byte_loop_align): New flag.
2245 (xtensa_setup_hw_workarounds): Set this new flag for older hardware.
2246 (get_loop_align_size): New.
2247 (xtensa_end): Skip xtensa_mark_narrow_branches when not aligning.
2248 (xtensa_mark_zcl_first_insns): Prevent widening of first loop frag.
2249 (get_text_align_power): Rewrite to handle inputs in the range 2-8.
2250 (get_noop_aligned_address): Use get_loop_align_size.
2251 (get_aligned_diff): Likewise.
2252
3e94bf1a
PB
22532006-03-21 Paul Brook <paul@codesourcery.com>
2254
2255 * config/tc-arm.c (insns): Correct opcodes for ldrbt and strbt.
2256
dfa9f0d5
PB
22572006-03-20 Paul Brook <paul@codesourcery.com>
2258
2259 * config/tc-arm.c (BAD_BRANCH, BAD_NOT_IT): Define.
2260 (do_t_branch): Encode branches inside IT blocks as unconditional.
2261 (do_t_cps): New function.
2262 (do_t_blx, do_t_bkpt, do_t_branch23, do_t_bx, do_t_bxj, do_t_cpsi,
2263 do_t_czb, do_t_it, do_t_setend, do_t_tb): Add IT constaints.
2264 (opcode_lookup): Allow conditional suffixes on all instructions in
2265 Thumb mode.
2266 (md_assemble): Advance condexec state before checking for errors.
2267 (insns): Use do_t_cps.
2268
6e1cb1a6
PB
22692006-03-20 Paul Brook <paul@codesourcery.com>
2270
2271 * config/tc-arm.c (output_relax_insn): Call dwarf2_emit_insn before
2272 outputting the insn.
2273
0a966e2d
JBG
22742006-03-18 Jan-Benedict Glaw <jbglaw@lug-owl.de>
2275
2276 * config/tc-vax.c: Update copyright year.
2277 * config/tc-vax.h: Likewise.
2278
a49fcc17
JBG
22792006-03-18 Jan-Benedict Glaw <jbglaw@lug-owl.de>
2280
2281 * config/tc-vax.c (md_chars_to_number): Used only locally, so
2282 make it static.
2283 * config/tc-vax.h (md_chars_to_number): Remove obsolete declaration.
2284
f5208ef2
PB
22852006-03-17 Paul Brook <paul@codesourcery.com>
2286
2287 * config/tc-arm.c (insns): Add ldm and stm.
2288
cb4c78d6
BE
22892006-03-17 Ben Elliston <bje@au.ibm.com>
2290
2291 PR gas/2446
2292 * doc/as.texinfo (Ident): Document this directive more thoroughly.
2293
c16d2bf0
PB
22942006-03-16 Paul Brook <paul@codesourcery.com>
2295
2296 * config/tc-arm.c (insns): Add "svc".
2297
80ca4e2c
BW
22982006-03-13 Bob Wilson <bob.wilson@acm.org>
2299
2300 * config/tc-xtensa.c (xg_translate_sysreg_op): Remove has_underbar
2301 flag and avoid double underscore prefixes.
2302
3a4a14e9
PB
23032006-03-10 Paul Brook <paul@codesourcery.com>
2304
2305 * config/tc-arm.c (md_begin): Handle EABIv5.
2306 (arm_eabis): Add EF_ARM_EABI_VER5.
2307 * doc/c-arm.texi: Document -meabi=5.
2308
518051dc
BE
23092006-03-10 Ben Elliston <bje@au.ibm.com>
2310
2311 * app.c (do_scrub_chars): Simplify string handling.
2312
00a97672
RS
23132006-03-07 Richard Sandiford <richard@codesourcery.com>
2314 Daniel Jacobowitz <dan@codesourcery.com>
2315 Zack Weinberg <zack@codesourcery.com>
2316 Nathan Sidwell <nathan@codesourcery.com>
2317 Paul Brook <paul@codesourcery.com>
2318 Ricardo Anguiano <anguiano@codesourcery.com>
2319 Phil Edwards <phil@codesourcery.com>
2320
2321 * config/tc-arm.c (md_apply_fix): Install a value of zero into a
2322 BFD_RELOC_ARM_OFFSET_IMM field if we're going to generate a RELA
2323 R_ARM_ABS12 reloc.
2324 (tc_gen_reloc): Keep the original fx_offset for RELA pc-relative
2325 relocs, but adjust by md_pcrel_from_section. Create R_ARM_ABS12
2326 relocations for BFD_RELOC_ARM_OFFSET_IMM on RELA targets.
2327
b29757dc
BW
23282006-03-06 Bob Wilson <bob.wilson@acm.org>
2329
2330 * config/tc-xtensa.c (xtensa_post_relax_hook): Generate literal tables
2331 even when using the text-section-literals option.
2332
0b2e31dc
NS
23332006-03-06 Nathan Sidwell <nathan@codesourcery.com>
2334
2335 * config/tc-m68k.c (m68k_extensions): Allow 'float' on both m68k
2336 and cf.
2337 (m68k_ip): <case 'J'> Check we have some control regs.
2338 (md_parse_option): Allow raw arch switch.
2339 (m68k_init_arch): Better detection of arch/cpu mismatch. Detect
2340 whether 68881 or cfloat was meant by -mfloat.
2341 (md_show_usage): Adjust extension display.
2342 (m68k_elf_final_processing): Adjust.
2343
df406460
NC
23442006-03-03 Bjoern Haase <bjoern.m.haase@web.de>
2345
2346 * config/tc-avr.c (avr_mod_hash_value): New function.
2347 (md_apply_fix, exp_mod): Use BFD_RELOC_HH8_LDI and
a70ae331 2348 BFD_RELOC_MS8_LDI for hlo8() and hhi8()
df406460
NC
2349 (md_begin): Set linkrelax variable to 1, use avr_mod_hash_value
2350 instead of int avr_ldi_expression: use avr_mod_hash_value instead
2351 of (int).
2352 (tc_gen_reloc): Handle substractions of symbols, if possible do
a70ae331 2353 fixups, abort otherwise.
df406460
NC
2354 * config/tc-avr.h (TC_LINKRELAX_FIXUP, TC_VALIDATE_FIX,
2355 tc_fix_adjustable): Define.
a70ae331 2356
53022e4a
JW
23572006-03-02 James E Wilson <wilson@specifix.com>
2358
2359 * config/tc-ia64.c (emit_one_bundle): For IA64_OPCODE_LAST, if we
2360 change the template, then clear md.slot[curr].end_of_insn_group.
2361
9f6f925e
JB
23622006-02-28 Jan Beulich <jbeulich@novell.com>
2363
2364 * macro.c (get_any_string): Don't insert quotes for <>-quoted input.
2365
0e31b3e1
JB
23662006-02-28 Jan Beulich <jbeulich@novell.com>
2367
2368 PR/1070
2369 * macro.c (getstring): Don't treat parentheses special anymore.
2370 (get_any_string): Don't consider '(' and ')' as quoting anymore.
2371 Special-case '(', ')', '[', and ']' when dealing with non-quoting
2372 characters.
2373
10cd14b4
AM
23742006-02-28 Mat <mat@csail.mit.edu>
2375
2376 * dwarf2dbg.c (get_filenum): Don't inadvertently decrease files_in_use.
2377
63752a75
JJ
23782006-02-27 Jakub Jelinek <jakub@redhat.com>
2379
2380 * dw2gencfi.c (struct fde_entry, struct cie_entry): Add signal_frame
2381 field.
2382 (CFI_signal_frame): Define.
2383 (cfi_pseudo_table): Add .cfi_signal_frame.
2384 (dot_cfi): Handle CFI_signal_frame.
2385 (output_cie): Handle cie->signal_frame.
2386 (select_cie_for_fde): Don't share CIE if signal_frame flag is
2387 different. Copy signal_frame from FDE to newly created CIE.
2388 * doc/as.texinfo: Document .cfi_signal_frame.
2389
f7d9e5c3
CD
23902006-02-27 Carlos O'Donell <carlos@codesourcery.com>
2391
2392 * doc/Makefile.am: Add html target.
2393 * doc/Makefile.in: Regenerate.
2394 * po/Make-in: Add html target.
2395
331d2d0d
L
23962006-02-27 H.J. Lu <hongjiu.lu@intel.com>
2397
8502d882 2398 * config/tc-i386.c (output_insn): Support Intel Merom New
331d2d0d
L
2399 Instructions.
2400
8502d882 2401 * config/tc-i386.h (CpuMNI): New.
331d2d0d
L
2402 (CpuUnknownFlags): Add CpuMNI.
2403
10156f83
DM
24042006-02-24 David S. Miller <davem@sunset.davemloft.net>
2405
2406 * config/tc-sparc.c (priv_reg_table): Add entry for "gl".
2407 (hpriv_reg_table): New table for hyperprivileged registers.
2408 (sparc_ip): New cases '$' and '%' for wrhpr/rdhpr hyperprivileged
2409 register encoding.
2410
6772dd07
DD
24112006-02-24 DJ Delorie <dj@redhat.com>
2412
2413 * config/tc-m32c.h (md_apply_fix): Define to m32c_apply_fix.
2414 (tc_gen_reloc): Don't define.
2415 * config/tc-m32c.c (rl_for, relaxable): New convenience macros.
2416 (OPTION_LINKRELAX): New.
2417 (md_longopts): Add it.
2418 (m32c_relax): New.
2419 (md_parse_options): Set it.
2420 (md_assemble): Emit relaxation relocs as needed.
2421 (md_convert_frag): Emit relaxation relocs as needed.
2422 (md_cgen_lookup_reloc): Add LAB_8_8 and LAB_8_16.
2423 (m32c_apply_fix): New.
2424 (tc_gen_reloc): New.
2425 (m32c_force_relocation): Force out jump relocs when relaxing.
2426 (m32c_fix_adjustable): Return false if relaxing.
2427
62b3e311
PB
24282006-02-24 Paul Brook <paul@codesourcery.com>
2429
2430 * config/arm/tc-arm.c (arm_ext_v6_notm, arm_ext_div, arm_ext_v7,
2431 arm_ext_v7a, arm_ext_v7r, arm_ext_v7m): New variables.
2432 (struct asm_barrier_opt): Define.
2433 (arm_v7m_psr_hsh, arm_barrier_opt_hsh): New variables.
2434 (parse_psr): Accept V7M psr names.
2435 (parse_barrier): New function.
2436 (enum operand_parse_code): Add OP_oBARRIER.
2437 (parse_operands): Implement OP_oBARRIER.
2438 (do_barrier): New function.
2439 (do_dbg, do_pli, do_t_barrier, do_t_dbg, do_t_div): New functions.
2440 (do_t_cpsi): Add V7M restrictions.
2441 (do_t_mrs, do_t_msr): Validate V7M variants.
2442 (md_assemble): Check for NULL variants.
2443 (v7m_psrs, barrier_opt_names): New tables.
2444 (insns): Add V7 instructions. Mark V6 instructions absent from V7M.
2445 (md_begin): Initialize arm_v7m_psr_hsh and arm_barrier_opt_hsh.
2446 (arm_cpu_option_table): Add Cortex-M3, R4 and A8.
2447 (arm_arch_option_table): Add armv7, armv7a, armv7r and armv7m.
2448 (struct cpu_arch_ver_table): Define.
2449 (cpu_arch_ver): New.
2450 (aeabi_set_public_attributes): Use cpu_arch_ver. Set
2451 Tag_CPU_arch_profile.
2452 * doc/c-arm.texi: Document new cpu and arch options.
2453
59cf82fe
L
24542006-02-23 H.J. Lu <hongjiu.lu@intel.com>
2455
2456 * config/tc-ia64.c (operand_match): Handle IA64_OPND_IMMU5b.
2457
19a7219f
L
24582006-02-23 H.J. Lu <hongjiu.lu@intel.com>
2459
2460 * config/tc-ia64.c: Update copyright years.
2461
7f3dfb9c
L
24622006-02-22 H.J. Lu <hongjiu.lu@intel.com>
2463
2464 * config/tc-ia64.c (specify_resource): Add the rule 17 from
2465 SDM 2.2.
2466
f40d1643
PB
24672005-02-22 Paul Brook <paul@codesourcery.com>
2468
2469 * config/tc-arm.c (do_pld): Remove incorrect write to
2470 inst.instruction.
2471 (encode_thumb32_addr_mode): Use correct operand.
2472
216d22bc
PB
24732006-02-21 Paul Brook <paul@codesourcery.com>
2474
2475 * config/tc-arm.c (md_apply_fix): Fix off-by-one errors.
2476
d70c5fc7
NC
24772006-02-17 Shrirang Khisti <shrirangk@kpitcummins.com>
2478 Anil Paranjape <anilp1@kpitcummins.com>
2479 Shilin Shakti <shilins@kpitcummins.com>
2480
2481 * Makefile.am: Add xc16x related entry.
2482 * Makefile.in: Regenerate.
2483 * configure.in: Added xc16x related entry.
2484 * configure: Regenerate.
2485 * config/tc-xc16x.h: New file
2486 * config/tc-xc16x.c: New file
2487 * doc/c-xc16x.texi: New file for xc16x
2488 * doc/all.texi: Entry for xc16x
a70ae331 2489 * doc/Makefile.texi: Added c-xc16x.texi
d70c5fc7
NC
2490 * NEWS: Announce the support for the new target.
2491
aaa2ab3d
NH
24922006-02-16 Nick Hudson <nick.hudson@dsl.pipex.com>
2493
2494 * configure.tgt: set emulation for mips-*-netbsd*
2495
82de001f
JJ
24962006-02-14 Jakub Jelinek <jakub@redhat.com>
2497
2498 * config.in: Rebuilt.
2499
431ad2d0
BW
25002006-02-13 Bob Wilson <bob.wilson@acm.org>
2501
2502 * config/tc-xtensa.c (xg_add_opcode_fix): Number operands starting
2503 from 1, not 0, in error messages.
2504 (md_assemble): Simplify special-case check for ENTRY instructions.
2505 (tinsn_has_invalid_symbolic_operands): Do not include opcode and
2506 operand in error message.
2507
94089a50
JM
25082006-02-13 Joseph S. Myers <joseph@codesourcery.com>
2509
2510 * configure.tgt (arm-*-linux-gnueabi*): Change to
2511 arm-*-linux-*eabi*.
2512
52de4c06
NC
25132006-02-10 Nick Clifton <nickc@redhat.com>
2514
70e45ad9
NC
2515 * config/tc-crx.c (check_range): Ensure that the sign bit of a
2516 32-bit value is propagated into the upper bits of a 64-bit long.
2517
52de4c06
NC
2518 * config/tc-arc.c (init_opcode_tables): Fix cast.
2519 (arc_extoper, md_operand): Likewise.
2520
21af2bbd
BW
25212006-02-09 David Heine <dlheine@tensilica.com>
2522
2523 * config/tc-xtensa.c (xg_assembly_relax): Increment steps_taken for
2524 each relaxation step.
2525
75a706fc 25262006-02-09 Eric Botcazou <ebotcazou@libertysurf.fr>
a70ae331 2527
75a706fc
L
2528 * configure.in (CHECK_DECLS): Add vsnprintf.
2529 * configure: Regenerate.
2530 * messages.c (errno.h, stdarg.h, varargs.h, va_list): Do not
2531 include/declare here, but...
2532 * as.h: Move code detecting VARARGS idiom to the top.
2533 (errno.h, stdarg.h, varargs.h, va_list): ...here.
2534 (vsnprintf): Declare if not already declared.
2535
0d474464
L
25362006-02-08 H.J. Lu <hongjiu.lu@intel.com>
2537
2538 * as.c (close_output_file): New.
2539 (main): Register close_output_file with xatexit before
2540 dump_statistics. Don't call output_file_close.
2541
266abb8f
NS
25422006-02-07 Nathan Sidwell <nathan@codesourcery.com>
2543
2544 * config/tc-m68k.c (mcf5208_control_regs, mcf5213_control_regs,
2545 mcf5329_control_regs): New.
2546 (not_current_architecture, selected_arch, selected_cpu): New.
2547 (m68k_archs, m68k_extensions): New.
2548 (archs): Renamed to ...
2549 (m68k_cpus): ... here. Adjust.
2550 (n_arches): Remove.
2551 (md_pseudo_table): Add arch and cpu directives.
2552 (find_cf_chip, m68k_ip): Adjust table scanning.
2553 (no_68851, no_68881): Remove.
2554 (md_assemble): Lazily initialize.
2555 (select_control_regs): Adjust cpu names. Add 5208, 5213, 5329.
2556 (md_init_after_args): Move functionality to m68k_init_arch.
2557 (mri_chip): Adjust table scanning.
2558 (md_parse_option): Reimplement 'm' processing to add -march & -mcpu
2559 options with saner parsing.
2560 (m68k_lookup_cpu, m68k_set_arch, m68k_set_cpu, m68k_set_extension,
2561 m68k_init_arch): New.
2562 (s_m68k_cpu, s_m68k_arch): New.
2563 (md_show_usage): Adjust.
2564 (m68k_elf_final_processing): Set CF EF flags.
2565 * config/tc-m68k.h (m68k_init_after_args): Remove.
2566 (tc_init_after_args): Remove.
2567 * doc/c-m68k.texi (M68K-Opts): Document -march, -mcpu options.
2568 (M68k-Directives): Document .arch and .cpu directives.
2569
134dcee5
AM
25702006-02-05 Arnold Metselaar <arnold.metselaar@planet.nl>
2571
a70ae331
AM
2572 * config/tc-z80.c (z80_start_line_hook): allow .equ and .defl as
2573 synonyms for equ and defl.
134dcee5
AM
2574 (z80_cons_fix_new): New function.
2575 (emit_byte): Disallow relative jumps to absolute locations.
a70ae331 2576 (emit_data): Only handle defb, prototype changed, because defb is
134dcee5
AM
2577 now handled as pseudo-op rather than an instruction.
2578 (instab): Entries for defb,defw,db,dw moved from here...
a70ae331 2579 (md_pseudo_table): ... to here, use generic cons() for defw,dw.
134dcee5
AM
2580 Add entries for def24,def32,d24,d32.
2581 (md_assemble): Improved error handling.
2582 (md_apply_fix): New case BFD_RELOC_24, set fixP->fx_no_overflow to one.
2583 * config/tc-z80.h (TC_CONS_FIX_NEW): Define.
2584 (z80_cons_fix_new): Declare.
a70ae331 2585 * doc/c-z80.texi (defb, db): Mention warning on overflow.
134dcee5 2586 (def24,d24,def32,d32): New pseudo-ops.
a70ae331 2587
a9931606
PB
25882006-02-02 Paul Brook <paul@codesourcery.com>
2589
2590 * config/tc-arm.c (do_shift): Remove Thumb-1 constraint.
2591
ef8d22e6
PB
25922005-02-02 Paul Brook <paul@codesourcery.com>
2593
2594 * config/tc-arm.c (T2_OPCODE_MASK, T2_DATA_OP_SHIFT, T2_OPCODE_AND,
2595 T2_OPCODE_BIC, T2_OPCODE_ORR, T2_OPCODE_ORN, T2_OPCODE_EOR,
2596 T2_OPCODE_ADD, T2_OPCODE_ADC, T2_OPCODE_SBC, T2_OPCODE_SUB,
2597 T2_OPCODE_RSB): Define.
2598 (thumb32_negate_data_op): New function.
2599 (md_apply_fix): Use it.
2600
e7da6241
BW
26012006-01-31 Bob Wilson <bob.wilson@acm.org>
2602
2603 * config/xtensa-istack.h (TInsn): Remove record_fix and sub_symbol
2604 fields.
2605 * config/tc-xtensa.h (xtensa_frag_type): Remove slot_sub_symbols field.
2606 * config/tc-xtensa.c (md_apply_fix): Check for unexpected uses of
2607 subtracted symbols.
2608 (relaxation_requirements): Add pfinish_frag argument and use it to
2609 replace setting tinsn->record_fix fields.
2610 (xg_assemble_vliw_tokens): Adjust calls to relaxation_requirements
2611 and vinsn_to_insnbuf. Remove references to record_fix and
2612 slot_sub_symbols fields.
2613 (xtensa_mark_narrow_branches): Delete unused code.
2614 (is_narrow_branch_guaranteed_in_range): Handle expr that is not just
2615 a symbol.
2616 (convert_frag_immed): Adjust vinsn_to_insnbuf call and do not set
2617 record_fix fields.
2618 (tinsn_immed_from_frag): Remove code for handling slot_sub_symbols.
2619 (vinsn_to_insnbuf): Change use of record_fixup argument, replacing use
2620 of the record_fix field. Simplify error messages for unexpected
2621 symbolic operands.
2622 (set_expr_symbol_offset_diff): Delete.
2623
79134647
PB
26242006-01-31 Paul Brook <paul@codesourcery.com>
2625
2626 * config/tc-arm.c (arm_reg_parse): Check if reg is non-NULL.
2627
e74cfd16
PB
26282006-01-31 Paul Brook <paul@codesourcery.com>
2629 Richard Earnshaw <rearnsha@arm.com>
2630
2631 * config/tc-arm.c: Use arm_feature_set.
2632 (arm_ext_*, arm_arch_full, arm_arch_t2, arm_arch_none,
2633 arm_cext_iwmmxt, arm_cext_xscale, arm_cext_maverick, fpu_fpa_ext_v1,
2634 fpu_fpa_ext_v2, fpu_vfp_ext_v1xd, fpu_vfp_ext_v1, fpu_vfp_ext_v2):
2635 New variables.
2636 (insns): Use them.
2637 (md_atof, opcode_select, opcode_select, md_assemble, md_assemble,
2638 md_begin, arm_parse_extension, arm_parse_cpu, arm_parse_arch,
2639 arm_parse_fpu, arm_parse_float_abi, aeabi_set_public_attributes,
2640 s_arm_cpu, s_arm_arch, s_arm_fpu): Use macros for accessing CPU
2641 feature flags.
2642 (arm_legacy_option_table, arm_option_cpu_value_table): New types.
2643 (arm_opts): Move old cpu/arch options from here...
2644 (arm_legacy_opts): ... to here.
2645 (md_parse_option): Search arm_legacy_opts.
2646 (arm_cpus, arm_archs, arm_extensions, arm_fpus)
2647 (arm_float_abis, arm_eabis): Make const.
2648
d47d412e
BW
26492006-01-25 Bob Wilson <bob.wilson@acm.org>
2650
2651 * config/tc-xtensa.c (md_apply_fix): Set value to zero for PLT relocs.
2652
b14273fe
JZ
26532006-01-21 Jie Zhang <jie.zhang@analog.com>
2654
2655 * config/bfin-parse.y (asm_1): Check value range for 16 bit immediate
2656 in load immediate intruction.
2657
39cd1c76
JZ
26582006-01-21 Jie Zhang <jie.zhang@analog.com>
2659
2660 * config/bfin-parse.y (value_match): Use correct conversion
2661 specifications in template string for __FILE__ and __LINE__.
2662 (binary): Ditto.
2663 (unary): Ditto.
2664
67a4f2b7
AO
26652006-01-18 Alexandre Oliva <aoliva@redhat.com>
2666
2667 Introduce TLS descriptors for i386 and x86_64.
2668 * config/tc-i386.c (tc_i386_fix_adjustable): Handle
2669 BFD_RELOC_386_TLS_GOTDESC, BFD_RELOC_386_TLS_DESC_CALL,
2670 BFD_RELOC_X86_64_GOTPC32_TLSDESC, BFD_RELOC_X86_64_TLSDESC_CALL.
2671 (optimize_disp): Emit fix up for BFD_RELOC_386_TLS_DESC_CALL and
2672 BFD_RELOC_X86_64_TLSDESC_CALL immediately, and clear the
2673 displacement bits.
2674 (build_modrm_byte): Set up zero modrm for TLS desc calls.
2675 (lex_got): Handle @tlsdesc and @tlscall.
2676 (md_apply_fix, tc_gen_reloc): Handle the new relocations.
2677
8ad7c533
NC
26782006-01-11 Nick Clifton <nickc@redhat.com>
2679
2680 Fixes for building on 64-bit hosts:
2681 * config/tc-avr.c (mod_index): New union to allow conversion
2682 between pointers and integers.
2683 (md_begin, avr_ldi_expression): Use it.
2684 * config/tc-i370.c (md_assemble): Add cast for argument to print
2685 statement.
2686 * config/tc-tic54x.c (subsym_substitute): Likewise.
2687 * config/tc-mn10200.c (md_assemble): Use a union to convert the
2688 opindex field of fr_cgen structure into a pointer so that it can
2689 be stored in a frag.
2690 * config/tc-mn10300.c (md_assemble): Likewise.
2691 * config/tc-frv.c (frv_debug_tomcat): Use %p to print pointer
2692 types.
2693 * config/tc-v850.c: Replace uses of (int) casts with correct
2694 types.
2695
4dcb3903
L
26962006-01-09 H.J. Lu <hongjiu.lu@intel.com>
2697
2698 PR gas/2117
2699 * symbols.c (snapshot_symbol): Don't change a defined symbol.
2700
e0f6ea40
HPN
27012006-01-03 Hans-Peter Nilsson <hp@bitrange.com>
2702
2703 PR gas/2101
2704 * config/tc-mmix.c (mmix_handle_mmixal): Don't treat #[0-9][FB] as
2705 a local-label reference.
2706
e88d958a 2707For older changes see ChangeLog-2005
08d56133
NC
2708\f
2709Local Variables:
2710mode: change-log
2711left-margin: 8
2712fill-column: 74
2713version-control: never
2714End:
This page took 0.4281 seconds and 4 git commands to generate.