* include/opcode/tic6x.h: add tic6x_coding_dreg_(msb|lsb) field coding type in
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
795b8e6b
NC
12013-03-20 Alexis Deruelle <alexis.deruelle@gmail.com>
2
3 PR gas/15095
4 * config/tc-tic6x.c (tic6x_try_encode): Handle
5 tic6x_coding_dreg_(msb|lsb) field coding types and use it to
6 encode register pair numbers when required.
7
ba86b375
WN
82013-03-15 Will Newton <will.newton@linaro.org>
9
10 * config/tc-arm.c (do_neon_ldr_str): Fix error check for PC register
11 in vstr in Thumb mode for pre-ARMv7 cores.
12
9e6f3811
AS
132013-03-14 Andreas Schwab <schwab@suse.de>
14
15 * doc/c-arc.texi (ARC Directives): Revert last change and use
16 @itemize instead of @table.
17 * doc/c-arm.texi (ARM-Instruction-Set): Likewise.
18
b10bf8c5
NC
192013-03-14 Nick Clifton <nickc@redhat.com>
20
21 PR gas/15273
22 * config/tc-arm.c (do_co_reg): Do not call check_obsolete with a
23 NULL message, instead just check ARM_CPU_IS_ANY directly.
24
ba724cfc
NC
252013-03-14 Nick Clifton <nickc@redhat.com>
26
27 PR gas/15212
9e6f3811 28 * doc/c-arc.texi (ARC Directives): Use @code instead of @bullet
ba724cfc
NC
29 for table format.
30 * doc/c-arm.texi (ARM-Instruction-Set): Likewise. Also add text
31 to the @item directives.
32 (ARM-Neon-Alignment): Move to correct place in the document.
33 * doc/c-cr16.texi (CR16 Operand Qualifiers): Fix up table
34 formatting.
35 * doc/c-tic54x.texi (TIC54X-Subsyms): Correct use of
36 @smallexample.
37
531a94fd
SL
382013-03-12 Sebastian Huber <sebastian.huber@embedded-brains.de>
39
40 * config/tc-nios2.c (nios2_consume_arg): Delete 'k' case. Add 'o'
41 case. Add default BAD_CASE to switch.
42
dad60f8e
SL
432013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>
44
45 * config/tc-nios2.c (nios2_assemble_args_ds): New function.
46 (nios2_arg_info_structs): Add "d,s" and "d,s,E" entries.
47
dd5181d5
KT
482013-03-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
49
50 * config/tc-arm.c (crc_ext_armv8): New feature set.
51 (UNPRED_REG): New macro.
52 (do_crc32_1): New function.
53 (do_crc32b, do_crc32h, do_crc32w, do_crc32cb,
54 do_crc32ch, do_crc32cw): Likewise.
55 (TUEc): New macro.
56 (insns): Add entries for crc32 mnemonics.
57 (arm_extensions): Add entry for crc.
58
8e723a10
CLT
592013-03-08 Chung-Lin Tang <cltang@codesourcery.com>
60
61 * write.h (struct fix): Add fx_dot_frag field.
62 (dot_frag): Declare.
63 * write.c (dot_frag): New variable.
64 (fix_new_internal): Set fx_dot_frag field with dot_frag.
65 (fixup_segment): Base calculation of fx_offset with fx_dot_frag.
66 * expr.c (expr): Save value of frag_now in dot_frag when setting
67 dot_value.
68 * read.c (emit_expr): Likewise. Delete comments.
69
be05d201
L
702013-03-07 H.J. Lu <hongjiu.lu@intel.com>
71
72 * config/tc-i386.c (flag_code_names): Removed.
73 (i386_index_check): Rewrote.
74
62b0d0d5
YZ
752013-03-05 Yufeng Zhang <yufeng.zhang@arm.com>
76
77 * config/tc-aarch64.c (aarch64_imm_float_p): Rename 'e' to 'pattern';
78 add comment.
79 (aarch64_double_precision_fmovable): New function.
80 (parse_aarch64_imm_float): Add parameter 'dp_p'; call the new
81 function; handle hexadecimal representation of IEEE754 encoding.
82 (parse_operands): Update the call to parse_aarch64_imm_float.
83
165de32a
L
842013-02-28 H.J. Lu <hongjiu.lu@intel.com>
85
86 * config/tc-i386.c (_i386_insn): Replace have_hle with hle_prefix.
87 (check_hle): Updated.
88 (md_assemble): Likewise.
89 (parse_insn): Likewise.
90
d5de92cf
L
912013-02-28 H.J. Lu <hongjiu.lu@intel.com>
92
93 * config/tc-i386.c (_i386_insn): Add rep_prefix.
9e6f3811 94 (md_assemble): Check if REP prefix is OK.
d5de92cf
L
95 (parse_insn): Remove expecting_string_instruction. Set
96 i.rep_prefix.
97
e60bb1dd
YZ
982013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
99
100 * config/tc-aarch64.c (aarch64_features): Add the 'crc' option.
101
aeebdd9b
YZ
1022013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
103
104 * config/tc-aarch64.c (parse_sys_reg): Allow the full range of CRn
105 for system registers.
106
4107ae22
DD
1072013-02-27 DJ Delorie <dj@redhat.com>
108
109 * config/tc-rl78.c (reloc_function): Add %code -> BFD_RELOC_RL78_CODE.
110 (rl78_op): Handle %code().
111 (rl78_cons_fix_new): Likewise, but ignore for 20-bit operands.
112 (tc_gen_reloc): Likwise; convert to a computed reloc.
113 (md_apply_fix): Likewise.
114
151fa98f
NC
1152013-02-25 Kaushik Phatak <Kaushik.Phatak@kpitcummins.com>
116
117 * config/rl78-parse.y: Fix encoding of DIVWU insn.
118
70a8bc5b 1192013-02-25 Terry Guo <terry.guo@arm.com>
120
121 * config/tc-arm.c (arm_cpus): Add cortex-r7 entry.
122 * doc/c-arm.texi: Add cortex-r7 and missing cortex-r5 to
123 list of accepted CPUs.
124
5c111e37
L
1252013-02-19 H.J. Lu <hongjiu.lu@intel.com>
126
127 PR gas/15159
128 * config/tc-i386.c (cpu_arch): Add ".smap".
129
130 * doc/c-i386.texi: Document smap.
131
8a75745d
MR
1322013-02-18 Maciej W. Rozycki <macro@codesourcery.com>
133
134 * config/tc-mips.c (s_cpload): Call mips_mark_labels and set
135 mips_assembling_insn appropriately.
136 (s_cpsetup, s_cprestore, s_cpreturn, s_cpadd): Likewise.
137
79850f26
MR
1382013-02-18 Maciej W. Rozycki <macro@codesourcery.com>
139
cf29fc61 140 * config/tc-mips.c (append_insn): Correct indentation, remove
79850f26
MR
141 extraneous braces.
142
4c261dff
NC
1432013-02-15 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
144
5c111e37 145 * config/tc-arm.c (do_neon_mov): Break on NS_NULL.
4c261dff 146
ea33f281
NC
1472013-02-15 Sebastian Huber <sebastian.huber@embedded-brains.de>
148
149 * configure.tgt: Add nios2-*-rtems*.
150
a1ccaec9
YZ
1512013-02-14 Yufeng Zhang <yufeng.zhang@arm.com>
152
153 * config/tc-aarch64.c (md_begin): Change to check if 'name' is
154 NULL.
155
0aa27725
RS
1562013-02-09 Jürgen Urban <JuergenUrban@gmx.de>
157
158 * config/tc-mips.c (CPU_HAS_LDC1_SDC1): New macro.
159 (macro): Use it. Assert that trunc.w.s is not used for r5900.
160
da4339ed
NC
1612013-02-08 Yi-Hsiu, Hsu <ahsu@marvell.com>
162
163 * gas/config/tc-arm.c (arm_cpus): Add support for mcpu=marvell-pj4
164 core.
165
36591ba1 1662013-02-06 Sandra Loosemore <sandra@codesourcery.com>
5c111e37 167 Andrew Jenner <andrew@codesourcery.com>
36591ba1
SL
168
169 Based on patches from Altera Corporation.
170
171 * Makefile.am (TARGET_CPU_CFILES): Add config/tc-nios2.c.
172 (TARGET_CPU_HFILES): Add config/tc-nios2.h.
173 * Makefile.in: Regenerated.
174 * configure.tgt: Add case for nios2*-linux*.
175 * config/obj-elf.c: Conditionally include elf/nios2.h.
176 * config/tc-nios2.c: New file.
177 * config/tc-nios2.h: New file.
178 * doc/Makefile.am (CPU_DOCS): Add c-nios2.texi.
179 * doc/Makefile.in: Regenerated.
180 * doc/all.texi: Set NIOSII.
181 * doc/as.texinfo (Overview): Add Nios II options.
182 (Machine Dependencies): Include c-nios2.texi.
183 * doc/c-nios2.texi: New file.
184 * NEWS: Note Altera Nios II support.
185
94d4433a
AM
1862013-02-06 Alan Modra <amodra@gmail.com>
187
188 PR gas/14255
189 * config/tc-avr.h (TC_VALIDATE_FIX): Mark symbol used by reloc.
190 Don't skip fixups with fx_subsy non-NULL.
191 * config/tc-avr.c (tc_gen_reloc): Don't specially handle fixups
192 with fx_subsy non-NULL.
193
ace9af6f
L
1942013-02-04 H.J. Lu <hongjiu.lu@intel.com>
195
196 * doc/c-metag.texi: Add "@c man" markers.
197
89d67ed9
AM
1982013-02-04 Alan Modra <amodra@gmail.com>
199
200 * write.c (fixup_segment): Return void. Delete seg_reloc_count
201 related code.
202 (TC_ADJUST_RELOC_COUNT): Delete.
203 * config/tc-i960.h (TC_ADJUST_RELOC_COUNT): Delete.
204
89072bd6
AM
2052013-02-04 Alan Modra <amodra@gmail.com>
206
207 * po/POTFILES.in: Regenerate.
208
f9b2d544
NC
2092013-01-30 Markos Chandras <markos.chandras@imgtec.com>
210
211 * config/tc-metag.c: Make SWAP instruction less permissive with
212 its operands.
213
392ca752
DD
2142013-01-29 DJ Delorie <dj@redhat.com>
215
216 * config/tc-rl78.c (rl78_cons_fix_new): Handle user-specified
217 relocs in .word/.etc statements.
218
427d0db6
RM
2192013-01-29 Roland McGrath <mcgrathr@google.com>
220
221 * config/tc-arm.c (md_apply_fix): Use as_bad_where for "bad
222 immediate value for 8-bit offset" error so it shows line info.
223
4faf939a
JM
2242013-01-24 Joseph Myers <joseph@codesourcery.com>
225
226 * config/tc-ppc.c (md_assemble): Do not generate APUinfo sections
227 for 64-bit output.
228
78c8d46c
NC
2292013-01-24 Nick Clifton <nickc@redhat.com>
230
231 * config/tc-v850.c: Add support for e3v5 architecture.
232 * doc/c-v850.texi: Mention new support.
233
fb5b7503
NC
2342013-01-23 Nick Clifton <nickc@redhat.com>
235
236 PR gas/15039
237 * config/tc-avr.c: Include dwarf2dbg.h.
238
8ce3d284
L
2392013-01-18 H.J. Lu <hongjiu.lu@intel.com>
240
241 * config/tc-i386.c (reloc): Support size relocation only for ELF.
242 (tc_i386_fix_adjustable): Likewise.
243 (lex_got): Likewise.
244 (tc_gen_reloc): Likewise.
245
f5555712
YZ
2462013-01-17 Yufeng Zhang <yufeng.zhang@arm.com>
247
248 * config/tc-aarch64.c (output_operand_error_record): Change to output
249 the out-of-range error message as value-expected message if there is
250 only one single value in the expected range.
251 (programmer_friendly_fixup): Remove the handling of 8-bit MOVI with
252 LSL #0 as a programmer-friendly feature.
253
8fd4256d
L
2542013-01-16 H.J. Lu <hongjiu.lu@intel.com>
255
256 * config/tc-i386.c (reloc): Support BFD_RELOC_SIZE32.
257 (tc_i386_fix_adjustable): Keep symbol for BFD_RELOC_32_SIZE and
258 BFD_RELOC_64_SIZE relocations.
259 (lex_got): Support "symbol@SIZE" and don't create GOT symbol
260 for it.
261 (tc_gen_reloc): Resolve BFD_RELOC_SIZE32 and BFD_RELOC_SIZE64
262 relocations against local symbols.
263
a5840dce
AM
2642013-01-16 Alan Modra <amodra@gmail.com>
265
266 * config/tc-ppc.c (md_assemble <TE_PE>): Ignore line after
267 finding some sort of toc syntax error, and break to avoid
268 compiler uninit warning.
269
af89796a
L
2702013-01-15 H.J. Lu <hongjiu.lu@intel.com>
271
272 PR gas/15019
273 * config/tc-i386.c (lex_got): Increment length by 1 if the
274 relocation token is removed.
275
dd42f060
NC
2762013-01-15 Nick Clifton <nickc@redhat.com>
277
278 * config/tc-v850.c (md_assemble): Allow signed values for
279 V850E_IMMEDIATE.
280
464e3686
SK
2812013-01-11 Sean Keys <skeys@ipdatasys.com>
282
283 * config/tc-xgate.c (md_begin): Fix mistake made when going from
af89796a 284 git to cvs.
464e3686 285
5817ffd1
PB
2862013-01-10 Peter Bergner <bergner@vnet.ibm.com>
287
288 * doc/as.texinfo (Target PowerPC): Document -mpower8 and -mhtm.
289 * doc/c-ppc.texi (PowerPC-Opts): Likewise.
290 * config/tc-ppc.c (md_show_usage): Likewise.
291 (ppc_handle_align): Handle power8's group ending nop.
292
f4b1f6a9
SK
2932013-01-10 Sean Keys <skeys@ipdatasys.com>
294
295 * config/tc-xgate.c (md_begin): Fix the printing of opcodes so
af89796a 296 that the assember exits after the opcodes have been printed.
f4b1f6a9 297
34bca508
L
2982013-01-10 H.J. Lu <hongjiu.lu@intel.com>
299
300 * app.c: Remove trailing white spaces.
301 * as.c: Likewise.
302 * as.h: Likewise.
303 * cond.c: Likewise.
304 * dw2gencfi.c: Likewise.
305 * dwarf2dbg.h: Likewise.
306 * ecoff.c: Likewise.
307 * input-file.c: Likewise.
308 * itbl-lex.h: Likewise.
309 * output-file.c: Likewise.
310 * read.c: Likewise.
311 * sb.c: Likewise.
312 * subsegs.c: Likewise.
313 * symbols.c: Likewise.
314 * write.c: Likewise.
315 * config/tc-i386.c: Likewise.
316 * doc/Makefile.am: Likewise.
317 * doc/Makefile.in: Likewise.
318 * doc/c-aarch64.texi: Likewise.
319 * doc/c-alpha.texi: Likewise.
320 * doc/c-arc.texi: Likewise.
321 * doc/c-arm.texi: Likewise.
322 * doc/c-avr.texi: Likewise.
323 * doc/c-bfin.texi: Likewise.
324 * doc/c-cr16.texi: Likewise.
325 * doc/c-d10v.texi: Likewise.
326 * doc/c-d30v.texi: Likewise.
327 * doc/c-h8300.texi: Likewise.
328 * doc/c-hppa.texi: Likewise.
329 * doc/c-i370.texi: Likewise.
330 * doc/c-i386.texi: Likewise.
331 * doc/c-i860.texi: Likewise.
332 * doc/c-m32c.texi: Likewise.
333 * doc/c-m32r.texi: Likewise.
334 * doc/c-m68hc11.texi: Likewise.
335 * doc/c-m68k.texi: Likewise.
336 * doc/c-microblaze.texi: Likewise.
337 * doc/c-mips.texi: Likewise.
338 * doc/c-msp430.texi: Likewise.
339 * doc/c-mt.texi: Likewise.
340 * doc/c-s390.texi: Likewise.
341 * doc/c-score.texi: Likewise.
342 * doc/c-sh.texi: Likewise.
343 * doc/c-sh64.texi: Likewise.
344 * doc/c-tic54x.texi: Likewise.
345 * doc/c-tic6x.texi: Likewise.
346 * doc/c-v850.texi: Likewise.
347 * doc/c-xc16x.texi: Likewise.
348 * doc/c-xgate.texi: Likewise.
349 * doc/c-xtensa.texi: Likewise.
350 * doc/c-z80.texi: Likewise.
351 * doc/internals.texi: Likewise.
352
4c665b71
RM
3532013-01-10 Roland McGrath <mcgrathr@google.com>
354
355 * hash.c (hash_new_sized): Make it global.
356 * hash.h: Declare it.
357 * macro.c (define_macro): Use hash_new_sized instead of hash_new,
358 pass a small size.
359
a3c62988
NC
3602013-01-10 Will Newton <will.newton@imgtec.com>
361
362 * Makefile.am: Add Meta.
363 * Makefile.in: Regenerate.
364 * config/tc-metag.c: New file.
365 * config/tc-metag.h: New file.
366 * configure.tgt: Add Meta.
367 * doc/Makefile.am: Add Meta.
368 * doc/Makefile.in: Regenerate.
369 * doc/all.texi: Add Meta.
370 * doc/as.texiinfo: Document Meta options.
371 * doc/c-metag.texi: New file.
372
b37df7c4
SE
3732013-01-09 Steve Ellcey <sellcey@mips.com>
374
375 * config/tc-i386.c (md_begin): Remove 'internal Error' from as_fatal
376 calls.
377 * config/tc-mips.c (internalError): Remove, replace with abort.
378
a3251895
YZ
3792013-01-08 Yufeng Zhang <yufeng.zhang@arm.com>
380
381 * config/tc-aarch64.c (parse_operands): Change to compare the result
382 of function call 'parse_sys_reg' with 'PARSE_FAIL' instead of 'FALSE'.
383
8ab8155f
NC
3842013-01-07 Nick Clifton <nickc@redhat.com>
385
386 PR gas/14887
387 * config/tc-arm.c (skip_past_char): Skip whitespace before the
388 anticipated character.
389 * config/tc-arm.c (parse_address_main): Delete skip of whitespace
390 here as it is no longer needed.
391
a4ac1c42
AS
3922013-01-06 Andreas Schwab <schwab@linux-m68k.org>
393
394 * doc/c-mips.texi (MIPS Opts): Fix use of @itemx.
395 * doc/c-score.texi (SCORE-Opts): Likewise.
396 * doc/c-tic54x.texi (TIC54X-Directives): Likewise.
397
e407c74b
NC
3982013-01-04 Juergen Urban <JuergenUrban@gmx.de>
399
400 * config/tc-mips.c: Add support for MIPS r5900.
401 Add M_LQ_AB and M_SQ_AB to support large values for instructions
402 lq and sq.
403 (can_swap_branch_p, get_append_method): Detect some conditional
404 short loops to fix a bug on the r5900 by NOP in the branch delay
405 slot.
406 (M_MUL): Support 3 operands in multu on r5900.
407 (M_TRUNCWS): Support trunc.w.s on r5900 in MIPS ISA I.
408 (s_mipsset): Force 32 bit floating point on r5900.
409 (mips_ip): Check parameter range of instructions mfps and mtps on
410 r5900.
411 * configure.in: Detect CPU type when target string contains r5900
412 (e.g. mips64r5900el-linux-gnu).
413
62658407
L
4142013-01-02 H.J. Lu <hongjiu.lu@intel.com>
415
416 * as.c (parse_args): Update copyright year to 2013.
417
95830fd1
YZ
4182013-01-02 Yufeng Zhang <yufeng.zhang@arm.com>
419
420 * config/tc-aarch64.c (aarch64_cpus): Add entries for "cortex-a53"
421 and "cortex57".
422
517bb291 4232013-01-02 Nick Clifton <nickc@redhat.com>
d709e4e6 424
517bb291
NC
425 PR gas/14987
426 * config/tc-arm.c (parse_address_main): Skip whitespace before a
427 closing bracket.
d709e4e6 428
517bb291 429For older changes see ChangeLog-2012
08d56133 430\f
517bb291 431Copyright (C) 2013 Free Software Foundation, Inc.
752937aa
NC
432
433Copying and distribution of this file, with or without modification,
434are permitted in any medium without royalty provided the copyright
435notice and this notice are preserved.
436
08d56133
NC
437Local Variables:
438mode: change-log
439left-margin: 8
440fill-column: 74
441version-control: never
442End:
This page took 0.570978 seconds and 4 git commands to generate.