Fix argv[] in programs invoked by gdbserver on MS-Windows
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
292676c1
L
12020-02-13 Fangrui Song <maskray@google.com>
2 H.J. Lu <hongjiu.lu@intel.com>
3
4 PR gas/25551
5 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
6 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
7 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
8 * testsuite/gas/i386/relax-5.d: New file.
9 * testsuite/gas/i386/relax-5.s: Likewise.
10 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
11 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
12
7deea9aa
JB
132020-02-13 Jan Beulich <jbeulich@suse.com>
14
15 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
16 "nosse4" entry.
17
6c0946d0
JB
182020-02-12 Jan Beulich <jbeulich@suse.com>
19
20 * config/tc-i386.c (avx512): New (at file scope), moved from
21 (check_VecOperands): ... here.
22 (process_suffix): Add [XYZ]MMword operand size handling.
23 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
24 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
25 tests.
26 * testsuite/gas/i386/avx512dq-inval.l,
27 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
28
5990e377
JB
292020-02-12 Jan Beulich <jbeulich@suse.com>
30
31 PR gas/24546
32 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
33 code only.
34 * config/tc-i386-intel.c (i386_intel_operand): Also handle
35 CALL/JMP in O_tbyte_ptr case.
36 * doc/c-i386.texi: Mention far call and full pointer load ISA
37 differences.
38 * testsuite/gas/i386/x86-64-branch-3.s,
39 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
40 * testsuite/gas/i386/x86-64-branch-3.d,
41 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
42 * testsuite/gas/i386/x86-64-branch-5.l,
43 testsuite/gas/i386/x86-64-branch-5.s: New.
44 * testsuite/gas/i386/i386.exp: Run new test.
45
9706160a
JB
462020-02-12 Jan Beulich <jbeulich@suse.com>
47
48 PR gas/25438
49 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
50 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
51 64-bit-only warning.
52 (check_word_reg): Consistently error on mismatching register
53 size and suffix.
54 * testsuite/gas/i386/general.s: Replace dword GPR with word one
55 for movw. Replace suffix / GPR for orb.
56 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
57 byte GPRs as well as ones for inb/outb with a word accumulator.
58 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
59 testsuite/gas/i386/inval.l: Adjust expectations.
60
5de4d9ef
JB
612020-02-12 Jan Beulich <jbeulich@suse.com>
62
63 * config/tc-i386.c (operand_type_register_match): Also fall
64 through initial two if()-s when the template allows for a GPR
65 operand. Adjust comment.
66
50128d0c
JB
672020-02-11 Jan Beulich <jbeulich@suse.com>
68
69 (struct _i386_insn): New field "short_form".
70 (optimize_encoding): Drop setting of shortform field.
71 (process_suffix): Set i.short_form. Replace shortform use.
72 (process_operands): Replace shortform use.
73
1ed818b4
MM
742020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
75
76 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
77 loop initial declaration.
78
5aae9ae9
MM
792020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
80
81 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
82 instructions that can have 5 arguments.
83 (enum operand_parse_code): Add new operands.
84 (parse_operands): Account for new operands.
85 (S5): New macro.
86 (enum neon_shape_el): Introduce P suffixes for coprocessor.
87 (neon_select_shape): Account for P suffix.
88 (LOW1): Move macro to global position.
89 (HI4): Move macro to global position.
90 (vcx_assign_vec_d): New.
91 (vcx_assign_vec_m): New.
92 (vcx_assign_vec_n): New.
93 (enum vcx_reg_type): New.
94 (vcx_get_reg_type): New.
95 (vcx_size_pos): New.
96 (vcx_vec_pos): New.
97 (vcx_handle_shape): New.
98 (vcx_ensure_register_in_range): New.
99 (vcx_handle_register_arguments): New.
100 (vcx_handle_insn_block): New.
101 (vcx_handle_common_checks): New.
102 (do_vcx1): New.
103 (do_vcx2): New.
104 (do_vcx3): New.
105 * testsuite/gas/arm/cde-missing-fp.d: New test.
106 * testsuite/gas/arm/cde-missing-fp.l: New test.
107 * testsuite/gas/arm/cde-missing-mve.d: New test.
108 * testsuite/gas/arm/cde-missing-mve.l: New test.
109 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
110 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
111 * testsuite/gas/arm/cde-mve.s: New test.
112 * testsuite/gas/arm/cde-warnings.l:
113 * testsuite/gas/arm/cde-warnings.s:
114 * testsuite/gas/arm/cde.d:
115 * testsuite/gas/arm/cde.s:
116
4934a27c
MM
1172020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
118 Matthew Malcomson <matthew.malcomson@arm.com>
119
120 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
121 CDE coprocessor that can be enabled.
122 (enum pred_instruction_type): New pred type.
123 (BAD_NO_VPT): New error message.
124 (BAD_CDE): New error message.
125 (BAD_CDE_COPROC): New error message.
126 (enum operand_parse_code): Add new immediate operands.
127 (parse_operands): Account for new immediate operands.
128 (check_cde_operand): New.
129 (cde_coproc_enabled): New.
130 (cde_coproc_pos): New.
131 (cde_handle_coproc): New.
132 (cxn_handle_predication): New.
133 (do_custom_instruction_1): New.
134 (do_custom_instruction_2): New.
135 (do_custom_instruction_3): New.
136 (do_cx1): New.
137 (do_cx1a): New.
138 (do_cx1d): New.
139 (do_cx1da): New.
140 (do_cx2): New.
141 (do_cx2a): New.
142 (do_cx2d): New.
143 (do_cx2da): New.
144 (do_cx3): New.
145 (do_cx3a): New.
146 (do_cx3d): New.
147 (do_cx3da): New.
148 (handle_pred_state): Define new IT block behaviour.
149 (insns): Add newn CX*{,d}{,a} instructions.
150 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
151 Define new cdecp extension strings.
152 * doc/c-arm.texi: Document new cdecp extension arguments.
153 * testsuite/gas/arm/cde-scalar.d: New test.
154 * testsuite/gas/arm/cde-scalar.s: New test.
155 * testsuite/gas/arm/cde-warnings.d: New test.
156 * testsuite/gas/arm/cde-warnings.l: New test.
157 * testsuite/gas/arm/cde-warnings.s: New test.
158 * testsuite/gas/arm/cde.d: New test.
159 * testsuite/gas/arm/cde.s: New test.
160
4b5aaf5f
L
1612020-02-10 H.J. Lu <hongjiu.lu@intel.com>
162
163 PR gas/25516
164 * config/tc-i386.c (intel64): Renamed to ...
165 (isa64): This.
166 (match_template): Accept Intel64 only instruction by default.
167 (i386_displacement): Updated.
168 (md_parse_option): Updated.
169 * c-i386.texi: Update -mamd64/-mintel64 documentation.
170 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
171 -mamd64 to x86-64-sysenter-amd.
172 * testsuite/gas/i386/x86-64-sysenter.d: New file.
173
33176d91
AM
1742020-02-10 Alan Modra <amodra@gmail.com>
175
176 * config/obj-elf.c (obj_elf_change_section): Error for section
177 type, attr or entsize changes in assembly.
178 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
179 * testsuite/gas/elf/section5.l: Update.
180
82194874
AM
1812020-02-10 Alan Modra <amodra@gmail.com>
182
183 * output-file.c (output_file_close): Do a normal close when
184 flag_always_generate_output.
185 * write.c (write_object_file): Don't stop output when
186 flag_always_generate_output.
187
9fc0b501
SB
1882020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
189
190 PR 25469
191 * config/tc-z80.c: Add -gbz80 command line option to generate code
192 for the GameBoy Z80. Add support for generating DWARF.
193 * config/tc-z80.h: Add support for DWARF debug information
194 generation.
195 * doc/c-z80.texi: Document new command line option.
196 * testsuite/gas/z80/gbz80_all.d: New file.
197 * testsuite/gas/z80/gbz80_all.s: New file.
198 * testsuite/gas/z80/z80.exp: Run the new tests.
199 * testsuite/gas/z80/z80n_all.d: New file.
200 * testsuite/gas/z80/z80n_all.s: New file.
201 * testsuite/gas/z80/z80n_reloc.d: New file.
202
b7d07216
L
2032020-02-06 H.J. Lu <hongjiu.lu@intel.com>
204
205 PR gas/25381
206 * config/obj-elf.c (get_section): Also check
207 linked_to_symbol_name.
208 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
209 (obj_elf_parse_section_letters): Handle the 'o' flag.
210 (build_group_lists): Renamed to ...
211 (build_additional_section_info): This. Set elf_linked_to_section
212 from map_head.linked_to_symbol_name.
213 (elf_adjust_symtab): Updated.
214 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
215 * doc/as.texi: Document the 'o' flag.
216 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
217 * testsuite/gas/elf/section18.d: New file.
218 * testsuite/gas/elf/section18.s: Likewise.
219 * testsuite/gas/elf/section19.d: Likewise.
220 * testsuite/gas/elf/section19.s: Likewise.
221 * testsuite/gas/elf/section20.d: Likewise.
222 * testsuite/gas/elf/section20.s: Likewise.
223 * testsuite/gas/elf/section21.d: Likewise.
224 * testsuite/gas/elf/section21.l: Likewise.
225 * testsuite/gas/elf/section21.s: Likewise.
226
5eb617a7
L
2272020-02-06 H.J. Lu <hongjiu.lu@intel.com>
228
229 * NEWS: Mention x86 assembler options to align branches for
230 binutils 2.34.
231
986ac314
L
2322020-02-06 H.J. Lu <hongjiu.lu@intel.com>
233
234 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
235 only for ELF targets.
236 * testsuite/gas/i386/unique.d: Don't xfail.
237 * testsuite/gas/i386/x86-64-unique.d: Likewise.
238
19234a6d
AM
2392020-02-06 Alan Modra <amodra@gmail.com>
240
241 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
242 * testsuite/gas/i386/x86-64-unique.d: Likewise.
243
02e0be69
AM
2442020-02-06 Alan Modra <amodra@gmail.com>
245
246 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
247 xfail, and rename test.
248 * testsuite/gas/elf/section12b.d: Likewise.
249 * testsuite/gas/elf/section16a.d: Likewise.
250 * testsuite/gas/elf/section16b.d: Likewise.
251
a8c4d40b
L
2522020-02-02 H.J. Lu <hongjiu.lu@intel.com>
253
254 PR gas/25380
255 * config/obj-elf.c (section_match): Removed.
256 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
257 section_id.
258 (obj_elf_change_section): Replace info and group_name arguments
259 with match_p. Also update the section ID and flags from match_p.
260 (obj_elf_section): Handle "unique,N". Update call to
261 obj_elf_change_section.
262 * config/obj-elf.h (elf_section_match): New.
263 (obj_elf_change_section): Updated.
264 * config/tc-arm.c (start_unwind_section): Update call to
265 obj_elf_change_section.
266 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
267 * config/tc-microblaze.c (microblaze_s_data): Likewise.
268 (microblaze_s_sdata): Likewise.
269 (microblaze_s_rdata): Likewise.
270 (microblaze_s_bss): Likewise.
271 * config/tc-mips.c (s_change_section): Likewise.
272 * config/tc-msp430.c (msp430_profiler): Likewise.
273 * config/tc-rx.c (parse_rx_section): Likewise.
274 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
275 * doc/as.texi: Document "unique,N" in .section directive.
276 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
277 * testsuite/gas/elf/section15.d: New file.
278 * testsuite/gas/elf/section15.s: Likewise.
279 * testsuite/gas/elf/section16.s: Likewise.
280 * testsuite/gas/elf/section16a.d: Likewise.
281 * testsuite/gas/elf/section16b.d: Likewise.
282 * testsuite/gas/elf/section17.d: Likewise.
283 * testsuite/gas/elf/section17.l: Likewise.
284 * testsuite/gas/elf/section17.s: Likewise.
285 * testsuite/gas/i386/unique.d: Likewise.
286 * testsuite/gas/i386/unique.s: Likewise.
287 * testsuite/gas/i386/x86-64-unique.d: Likewise.
288 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
289
575d37ae
L
2902020-02-02 H.J. Lu <hongjiu.lu@intel.com>
291
292 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
293
2384096c
G
2942020-02-01 Anthony Green <green@moxielogic.com>
295
296 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
297
95441c43
SL
2982020-01-31 Sandra Loosemore <sandra@codesourcery.com>
299
300 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
301 %tls_ldo.
302
d465d695
AV
3032020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
304
305 PR gas/25472
306 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
307 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
308 +mve.
309 * testsuite/gas/arm/mve_dsp.d: New test.
310
d26cc8a9
NC
3112020-01-31 Nick Clifton <nickc@redhat.com>
312
313 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
314 rather than BFD_RELOC_NONE.
315
90e9955a
SP
3162020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
317
318 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
319 to support VLDMIA instruction for MVE.
320 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
321 instruction for MVE.
322 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
323 instruction for MVE.
324 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
325 instruction for MVE.
326 * testsuite/gas/arm/mve-ldst.d: New test.
327 * testsuite/gas/arm/mve-ldst.s: Likewise.
328
53943f32
NC
3292020-01-31 Nick Clifton <nickc@redhat.com>
330
331 * po/fr.po: Updated French translation.
332 * po/ru.po: Updated Russian translation.
333
c3036ed0
RS
3342020-01-31 Richard Sandiford <richard.sandiford@arm.com>
335
336 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
337 .s for the movprfx.
338 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
339 * testsuite/gas/aarch64/sve-movprfx_28.d,
340 * testsuite/gas/aarch64/sve-movprfx_28.l,
341 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
342
2ae4c703
JB
3432020-01-30 Jan Beulich <jbeulich@suse.com>
344
345 * config/tc-i386.c (output_disp): Tighten base_opcode check.
346 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
347 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
348 Adjust expectations.
349
bd434cc4
JM
3502020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
351
352 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
353 * testsuite/gas/bpf/alu-be.d: Likewise.
354 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
355 * testsuite/gas/bpf/alu32-be.d: Likewise.
356
aeab2b26
JB
3572020-01-30 Jan Beulich <jbeulich@suse.com>
358
359 * testsuite/gas/i386/x86-64-branch-2.s,
360 testsuite/gas/i386/x86-64-branch-4.s,
361 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
362 * testsuite/gas/i386/ilp32/x86-64-branch.d,
363 testsuite/gas/i386/x86-64-branch-2.d,
364 testsuite/gas/i386/x86-64-branch-4.l,
365 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
366
873494c8
JB
3672020-01-30 Jan Beulich <jbeulich@suse.com>
368
369 * config/tc-i386.c (process_suffix): .
370 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
371 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
372 Add LRETQ case.
373 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
374 suffix.
375 testsuite/gas/i386/x86_64.s: Add RETF cases.
376 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
377 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
378 testsuite/gas/i386/x86-64-opcode.d,
379 testsuite/gas/i386/x86-64-suffix-intel.d,
380 testsuite/gas/i386/x86-64-suffix.d,
381 testsuite/gas/i386/x86_64-intel.d
382 testsuite/gas/i386/x86_64.d: Adjust expectations.
383 * testsuite/gas/i386/x86-64-suffix.e,
384 testsuite/gas/i386/x86_64.e: New.
385
62b3f548
JB
3862020-01-30 Jan Beulich <jbeulich@suse.com>
387
388 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
389 special case.
390
bc31405e
L
3912020-01-27 H.J. Lu <hongjiu.lu@intel.com>
392
393 PR binutils/25445
394 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
395 movsxd.
396 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
397 differences. Document movslq and movsxd.
398 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
399 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
400 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
401 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
402 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
403 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
404 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
405 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
406 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
407 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
408 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
409
e3696f67
AM
4102020-01-27 Alan Modra <amodra@gmail.com>
411
412 * testsuite/gas/all/gas.exp: Replace case statements with switch
413 statements.
414 * testsuite/gas/elf/elf.exp: Likewise.
415 * testsuite/gas/macros/macros.exp: Likewise.
416 * testsuite/lib/gas-defs.exp: Likewise.
417
7568c93b
TC
4182020-01-27 Tamar Christina <tamar.christina@arm.com>
419
420 PR 25403
421 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
422 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
423
403d1bd9
JW
4242020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
425
426 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
427 s exts must be known, so rename *ok* to *fail*.
428 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
429 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
430 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
431 above change.
432 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
433 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
434
be4c5e58
L
4352020-01-22 H.J. Lu <hongjiu.lu@intel.com>
436
437 PR gas/25438
438 * config/tc-i386.c (check_long_reg): Always disallow double word
439 suffix in mnemonic with word general register.
440 * testsuite/gas/i386/general.s: Replace word general register
441 with double word general register for movl.
442 * testsuite/gas/i386/inval.s: Add tests for movl with word general
443 register.
444 * testsuite/gas/i386/general.l: Updated.
445 * testsuite/gas/i386/inval.l: Likewise.
446
9e7028aa
AM
4472020-01-22 Alan Modra <amodra@gmail.com>
448
449 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
450 __tls_get_addr_desc and __tls_get_addr_opt.
451
e3ed17f3
JB
4522020-01-21 Jan Beulich <jbeulich@suse.com>
453
454 * testsuite/gas/i386/inval-crc32.s,
455 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
456 * testsuite/gas/i386/inval-crc32.l,
457 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
458
1a035124
JB
4592020-01-21 Jan Beulich <jbeulich@suse.com>
460
461 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
462 generic code path. Deal with No_lSuf being set in a template.
463 * testsuite/gas/i386/inval-crc32.l,
464 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
465 instead of error(s) when operand size is ambiguous.
466 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
467 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
468 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
469 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
470 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
471 Adjust expectations.
472
c006a730
JB
4732020-01-21 Jan Beulich <jbeulich@suse.com>
474
475 * config/tc-i386.c (process_suffix): Drop SYSRET special case
476 and an intel_syntax check. Re-write lack-of-suffix processing
477 logic.
478 * doc/c-i386.texi: Document operand size defaults for suffix-
479 less AT&T syntax insns.
480 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
481 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
482 testsuite/gas/i386/x86-64-avx-scalar.s,
483 testsuite/gas/i386/x86-64-avx.s,
484 testsuite/gas/i386/x86-64-bundle.s,
485 testsuite/gas/i386/x86-64-intel64.s,
486 testsuite/gas/i386/x86-64-lock-1.s,
487 testsuite/gas/i386/x86-64-opcode.s,
488 testsuite/gas/i386/x86-64-sse2avx.s,
489 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
490 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
491 testsuite/gas/i386/x86-64-nops.s,
492 testsuite/gas/i386/x86-64-ptwrite.s,
493 testsuite/gas/i386/x86-64-simd.s,
494 testsuite/gas/i386/x86-64-sse-noavx.s,
495 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
496 insns.
497 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
498 testsuite/gas/i386/noreg64.s: Add further tests.
499 * testsuite/gas/i386/ilp32/x86-64-nops.d,
500 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
501 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
502 testsuite/gas/i386/sse-noavx.d,
503 testsuite/gas/i386/x86-64-intel64.d,
504 testsuite/gas/i386/x86-64-nops.d,
505 testsuite/gas/i386/x86-64-opcode.d,
506 testsuite/gas/i386/x86-64-ptwrite-intel.d,
507 testsuite/gas/i386/x86-64-ptwrite.d,
508 testsuite/gas/i386/x86-64-simd-intel.d,
509 testsuite/gas/i386/x86-64-simd-suffix.d,
510 testsuite/gas/i386/x86-64-simd.d,
511 testsuite/gas/i386/x86-64-sse-noavx.d
512 testsuite/gas/i386/x86-64-suffix.d,
513 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
514 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
515 testsuite/gas/i386/noreg64.l: New.
516 * testsuite/gas/i386/i386.exp: Run new tests.
517
c906a69a
JB
5182020-01-21 Jan Beulich <jbeulich@suse.com>
519
520 * testsuite/gas/i386/avx512_bf16_vl.s,
521 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
522 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
523 broadcast forms of VCVTNEPS2BF16.
524 * testsuite/gas/i386/avx512_bf16_vl.d,
525 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
526
26916852
NC
5272020-01-20 Nick Clifton <nickc@redhat.com>
528
529 * po/uk.po: Updated Ukranian translation.
530
14470f07
L
5312020-01-20 H.J. Lu <hongjiu.lu@intel.com>
532
533 PR ld/25416
534 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
535 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
536 x32 object.
537 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
538 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
539 R_X86_64_GOTPC32_TLSDESC relocation.
540
1b1bb2c6
NC
5412020-01-18 Nick Clifton <nickc@redhat.com>
542
543 * configure: Regenerate.
544 * po/gas.pot: Regenerate.
545
ae774686
NC
5462020-01-18 Nick Clifton <nickc@redhat.com>
547
548 Binutils 2.34 branch created.
549
42e04b36
L
5502020-01-17 H.J. Lu <hongjiu.lu@intel.com>
551
552 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
553 with vex_encoding_vex.
554 (parse_insn): Likewise.
555 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
556 and {vex3} documentation.
557 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
558 {vex}.
559 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
560
2da2eaf4
AV
5612020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
562
563 PR 25376
564 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
565 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
566 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
567 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
568 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
569 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
570
45a4bb20
JB
5712020-01-16 Jan Beulich <jbeulich@suse.com>
572
573 * config/tc-i386.c (match_template): Drop found_cpu_match local
574 variable.
575
4814632e
JB
5762020-01-16 Jan Beulich <jbeulich@suse.com>
577
578 * testsuite/gas/i386/avx512dq-inval.l,
579 testsuite/gas/i386/avx512dq-inval.s: New.
580 * testsuite/gas/i386/i386.exp: Run new test.
581
131cb553
JL
5822020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
583
584 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
585 relocations when the target is 430X, except when extracting part of an
586 expression.
587 (msp430_srcoperand): Adjust comment.
588 Initialize the expp member of the msp430_operand_s struct as
589 appropriate.
590 (msp430_dstoperand): Likewise.
591 * testsuite/gas/msp430/msp430.exp: Run new test.
592 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
593 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
594
c24d0e8d
AM
5952020-01-15 Alan Modra <amodra@gmail.com>
596
597 * configure.tgt: Add sparc-*-freebsd case.
598
e44925ae
LC
5992020-01-14 Lili Cui <lili.cui@intel.com>
600
601 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
602 * testsuite/gas/i386/align-branch-1b.d: Likewise.
603 * testsuite/gas/i386/align-branch-1c.d: Likewise.
604 * testsuite/gas/i386/align-branch-1d.d: Likewise.
605 * testsuite/gas/i386/align-branch-1e.d: Likewise.
606 * testsuite/gas/i386/align-branch-1f.d: Likewise.
607 * testsuite/gas/i386/align-branch-1g.d: Likewise.
608 * testsuite/gas/i386/align-branch-1h.d: Likewise.
609 * testsuite/gas/i386/align-branch-1i.d: Likewise.
610 * testsuite/gas/i386/align-branch-5.d: Likewise.
611 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
612 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
613 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
614 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
615 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
616 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
617 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
618 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
619 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
620 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
621 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
622 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
623
7a6bf3be
SB
6242020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
625
626 PR 25377
627 * config/tc-z80.c: Add support for half precision, single
628 precision and double precision floating point values.
629 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
630 * doc/as.texi: Add new z80 command line options.
631 * doc/c-z80.texi: Document new z80 command line options.
632 * testsuite/gas/z80/ez80_pref_dis.s: New test.
633 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
634 * testsuite/gas/z80/z80.exp: Run the new test.
635 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
636 * testsuite/gas/z80/fp_zeda32.d: Likewise.
637 * testsuite/gas/z80/strings.d: Update expected output.
638
82e9597c
MM
6392020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
640
641 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
642 dependency.
643
5e4f7e05
CZ
6442020-01-13 Claudiu Zissulescu <claziss@gmail.com>
645
646 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
647 the CPU.
648 * config/tc-arc.h: Add header if/defs.
649 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
650
febda64f
AM
6512020-01-13 Alan Modra <amodra@gmail.com>
652
653 * testsuite/gas/wasm32/allinsn.d: Update expected output.
654
5496abe1
AM
6552020-01-13 Alan Modra <amodra@gmail.com>
656
657 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
658 insertion.
659
ec4181f2
AM
6602020-01-10 Alan Modra <amodra@gmail.com>
661
662 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
663 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
664
40c75bc8
SB
6652020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
666
667 PR 25224
668 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
669 opcode byte values.
670 (emit_ld_r_r): Likewise.
671 (emit_ld_rr_m): Likewise.
672 (emit_ld_rr_nn): Likewise.
673
72aea328
JB
6742020-01-09 Jan Beulich <jbeulich@suse.com>
675
676 * config/tc-i386.c (optimize_encoding): Add
677 is_any_vex_encoding() invocations. Drop respective
678 i.tm.extension_opcode == None checks.
679
3f93af61
JB
6802020-01-09 Jan Beulich <jbeulich@suse.com>
681
682 * config/tc-i386.c (md_assemble): Check RegRex is clear during
683 REX transformations. Correct comment indentation.
684
7697afb6
JB
6852020-01-09 Jan Beulich <jbeulich@suse.com>
686
687 * config/tc-i386.c (optimize_encoding): Generalize register
688 transformation for TEST optimization.
689
d835a58b
JB
6902020-01-09 Jan Beulich <jbeulich@suse.com>
691
692 * testsuite/gas/i386/x86-64-sysenter-amd.s,
693 testsuite/gas/i386/x86-64-sysenter-amd.d,
694 testsuite/gas/i386/x86-64-sysenter-amd.l,
695 testsuite/gas/i386/x86-64-sysenter-intel.d,
696 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
697 * testsuite/gas/i386/i386.exp: Run new tests.
698
915808f6
NC
6992020-01-08 Nick Clifton <nickc@redhat.com>
700
701 PR 25284
702 * doc/as.texi (Align): Document the fact that all arguments can be
703 omitted.
704 (Balign): Likewise.
705 (P2align): Likewise.
706
f1f28025
NC
7072020-01-08 Nick Clifton <nickc@redhat.com>
708
709 PR 14891
710 * config/obj-elf.c (obj_elf_section): Fail if the section name is
711 already defined as a different symbol type.
712 * testsuite/gas/elf/pr14891.s: New test source file.
713 * testsuite/gas/elf/pr14891.d: New test driver.
714 * testsuite/gas/elf/pr14891.s: New test expected error output.
715 * testsuite/gas/elf/elf.exp: Run the new test.
716
030a2e78
AM
7172020-01-08 Alan Modra <amodra@gmail.com>
718
719 * config/tc-z8k.c (md_begin): Make idx unsigned.
720 (get_specific): Likewise for this_index.
721
2a1ebfb2
CZ
7222020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
723
724 * onfig/tc-arc.c (parse_reloc_symbol): New function.
725 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
726 (md_operand): Set X_md to absent.
727 (arc_parse_name): Check for X_md.
728
16d87673
SB
7292020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
730
731 PR 25311
732 * as.h (TC_STRING_ESCAPES): Provide a default definition.
733 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
734 NO_STRING_ESCAPES.
735 * read.c (next_char_of_string): Likewise.
736 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
737 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
738
a2322019
NC
7392020-01-03 Nick Clifton <nickc@redhat.com>
740
741 * po/sv.po: Updated Swedish translation.
742
5437a02a
JB
7432020-01-03 Jan Beulich <jbeulich@suse.com>
744
745 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
746 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
747
567dfba2
JB
7482020-01-03 Jan Beulich <jbeulich@suse.com>
749
750 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
751 by-element usdot. Add 64-bit form tests for by-element sudot.
752 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
753
8c45011a
JB
7542020-01-03 Jan Beulich <jbeulich@suse.com>
755
756 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
757 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
758
f4950f76
JB
7592020-01-03 Jan Beulich <jbeulich@suse.com>
760
761 * testsuite/gas/aarch64/f64mm.d,
762 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
763
6655dba2
SB
7642020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
765
766 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
767 support for assembler code generated by SDCC. Add new relocation
768 types. Add z80-elf target support.
769 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
770 labels. Local labels starts from ".L".
771 * NEWS: Mention the new support.
772 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
773 * testsuite/gas/all/fwdexp.s: Likewise.
774 * testsuite/gas/all/cond.l: Likewise.
775 * testsuite/gas/all/cond.s: Likewise.
776 * testsuite/gas/all/fwdexp.d: Likewise.
777 * testsuite/gas/all/fwdexp.s: Likewise.
778 * testsuite/gas/elf/section2.e-mips: Likewise.
779 * testsuite/gas/elf/section2.l: Likewise.
780 * testsuite/gas/elf/section2.s: Likewise.
781 * testsuite/gas/macros/app1.d: Likewise.
782 * testsuite/gas/macros/app1.s: Likewise.
783 * testsuite/gas/macros/app2.d: Likewise.
784 * testsuite/gas/macros/app2.s: Likewise.
785 * testsuite/gas/macros/app3.d: Likewise.
786 * testsuite/gas/macros/app3.s: Likewise.
787 * testsuite/gas/macros/app4.d: Likewise.
788 * testsuite/gas/macros/app4.s: Likewise.
789 * testsuite/gas/macros/app4b.s: Likewise.
790 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
791 * testsuite/gas/z80/z80.exp: Add new tests
792 * testsuite/gas/z80/dollar.d: New file.
793 * testsuite/gas/z80/dollar.s: New file.
794 * testsuite/gas/z80/ez80_adl_all.d: New file.
795 * testsuite/gas/z80/ez80_adl_all.s: New file.
796 * testsuite/gas/z80/ez80_adl_suf.d: New file.
797 * testsuite/gas/z80/ez80_isuf.s: New file.
798 * testsuite/gas/z80/ez80_z80_all.d: New file.
799 * testsuite/gas/z80/ez80_z80_all.s: New file.
800 * testsuite/gas/z80/ez80_z80_suf.d: New file.
801 * testsuite/gas/z80/r800_extra.d: New file.
802 * testsuite/gas/z80/r800_extra.s: New file.
803 * testsuite/gas/z80/r800_ii8.d: New file.
804 * testsuite/gas/z80/r800_z80_doc.d: New file.
805 * testsuite/gas/z80/z180.d: New file.
806 * testsuite/gas/z80/z180.s: New file.
807 * testsuite/gas/z80/z180_z80_doc.d: New file.
808 * testsuite/gas/z80/z80_doc.d: New file.
809 * testsuite/gas/z80/z80_doc.s: New file.
810 * testsuite/gas/z80/z80_ii8.d: New file.
811 * testsuite/gas/z80/z80_ii8.s: New file.
812 * testsuite/gas/z80/z80_in_f_c.d: New file.
813 * testsuite/gas/z80/z80_in_f_c.s: New file.
814 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
815 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
816 * testsuite/gas/z80/z80_out_c_0.d: New file.
817 * testsuite/gas/z80/z80_out_c_0.s: New file.
818 * testsuite/gas/z80/z80_reloc.d: New file.
819 * testsuite/gas/z80/z80_reloc.s: New file.
820 * testsuite/gas/z80/z80_sli.d: New file.
821 * testsuite/gas/z80/z80_sli.s: New file.
822
a65b5de6
SN
8232020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
824
825 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
826 REGLIST_RN.
827
b14ce8bf
AM
8282020-01-01 Alan Modra <amodra@gmail.com>
829
830 Update year range in copyright notice of all files.
831
0b114740 832For older changes see ChangeLog-2019
3499769a 833\f
0b114740 834Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM
835
836Copying and distribution of this file, with or without modification,
837are permitted in any medium without royalty provided the copyright
838notice and this notice are preserved.
839
840Local Variables:
841mode: change-log
842left-margin: 8
843fill-column: 74
844version-control: never
845End:
This page took 0.303694 seconds and 4 git commands to generate.