projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[binutils][arm] Arm CDE CX*A instructions allow condition code
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
cceb53b8
MM		 12020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
2
3 * config/tc-arm.c (enum pred_instruction_type): Remove
4 NEUTRAL_IT_NO_VPT_INSN predication type.
5 (cxn_handle_predication): Modify to require condition suffixes.
6 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
7 * testsuite/gas/arm/cde-scalar.s: Update test.
8 * testsuite/gas/arm/cde-warnings.l: Update test.
9 * testsuite/gas/arm/cde-warnings.s: Update test.
10
da3ec71f
AM		 112020-02-26 Alan Modra <amodra@gmail.com>
12
13 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
14 N_() on empty string.
15
42135cad
AM		 162020-02-26 Alan Modra <amodra@gmail.com>
17
18 * read.c (read_a_source_file): Call strncpy with length one
19 less than size of original_case_string.
20
dc1e8a47
AM		 212020-02-26 Alan Modra <amodra@gmail.com>
22
23 * config/obj-elf.c: Indent labels correctly.
24 * config/obj-macho.c: Likewise.
25 * config/tc-aarch64.c: Likewise.
26 * config/tc-alpha.c: Likewise.
27 * config/tc-arm.c: Likewise.
28 * config/tc-cr16.c: Likewise.
29 * config/tc-crx.c: Likewise.
30 * config/tc-frv.c: Likewise.
31 * config/tc-i386-intel.c: Likewise.
32 * config/tc-i386.c: Likewise.
33 * config/tc-ia64.c: Likewise.
34 * config/tc-mn10200.c: Likewise.
35 * config/tc-mn10300.c: Likewise.
36 * config/tc-nds32.c: Likewise.
37 * config/tc-riscv.c: Likewise.
38 * config/tc-s12z.c: Likewise.
39 * config/tc-xtensa.c: Likewise.
40 * config/tc-z80.c: Likewise.
41 * read.c: Likewise.
42 * symbols.c: Likewise.
43 * write.c: Likewise.
44
bd0cf5a6
NC		 452020-02-20 Nelson Chu <nelson.chu@sifive.com>
46
54b2aec1
NC		 47 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
48 we are assembling instruction with CSR. Call riscv_csr_read_only_check
49 after parsing all arguments.
50 (enum csr_insn_type): New enum is used to classify the CSR instruction.
51 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
52 are used to check if we write a read-only CSR by the CSR instruction.
53 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
54 all CSR for the read-only CSR checking.
55 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
56 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
57 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
58 all CSR instructions for the read-only CSR checking.
59 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
60 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
61
2ca89224
NC		 62 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
63 (riscv_opts): Initialize it.
64 (reg_lookup_internal): Check the `riscv_opts.csr_check`
65 before doing the CSR checking.
66 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
67 (md_longopts): Add mcsr-check and mno-csr-check.
68 (md_parse_option): Handle new enum option values.
69 (s_riscv_option): Handle new long options.
70 * doc/c-riscv.texi: Add description for the new .option and assembler
71 options.
72 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
73 the CSR checking.
74 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
75
bd0cf5a6
NC		 76 * config/tc-riscv.c (csr_extra_hash): New.
77 (enum riscv_csr_class): New enum. Used to decide
78 whether or not this CSR is legal in the current ISA string.
79 (struct riscv_csr_extra): New structure to hold all extra information
80 of CSR.
81 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
82 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
83 Call hash_reg_name to insert CSR address into reg_names_hash.
84 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
85 Decide whether the CSR is valid according to the csr_extra_hash.
86 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
87 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
88 not a boolean. This is same as riscv_init_csr_hash, so keep the
89 consistent usage.
90 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
91 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
92 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
93 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
94 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
95 f-ext CSR are not allowed.
96 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
97 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
98 source file is `priv-reg.s`, and the ISA is rv64if, so the
99 rv32-only CSR are not allowed.
100 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
101
10a95fcc
AM		 1022020-02-21 Alan Modra <amodra@gmail.com>
103
104 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
105 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
106
dda2980f
AM		 1072020-02-21 Alan Modra <amodra@gmail.com>
108
109 PR 25569
110 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
111 on section size adjustment, instead perform another write if
112 exec header size is larger than section size.
113
bd3380bc
NC		 1142020-02-19 Nelson Chu <nelson.chu@sifive.com>
115
116 * doc/c-riscv.texi: Add the doc entries for -march-attr/
117 -mno-arch-attr command line options.
118
fa164239
JW		 1192020-02-19 Nelson Chu <nelson.chu@sifive.com>
120
121 * testsuite/gas/riscv/c-add-addi.d: New testcase.
122 * testsuite/gas/riscv/c-add-addi.s: Likewise.
123
fcaaac0a
SB		 1242020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
125
126 PR 25576
127 * config/tc-z80.c (md_parse_option): Do not use an underscore
128 prefix for local labels in SDCC compatability mode.
129 (z80_start_line_hook): Remove SDCC dollar label support.
130 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
131 * testsuite/gas/z80/sdcc.s: Likewise.
132
1332020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
134
135 PR 25517
136 * config/tc-z80.c: Add -march option.
137 * doc/as.texi: Update Z80 documentation.
138 * doc/c-z80.texi: Likewise.
139 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
140 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
141 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
142 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
143 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
144 * testsuite/gas/z80/gbz80_all.d: Likewise.
145 * testsuite/gas/z80/r800_extra.d: Likewise.
146 * testsuite/gas/z80/r800_ii8.d: Likewise.
147 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
148 * testsuite/gas/z80/sdcc.d: Likewise.
149 * testsuite/gas/z80/z180.d: Likewise.
150 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
151 * testsuite/gas/z80/z80_doc.d: Likewise.
152 * testsuite/gas/z80/z80_ii8.d: Likewise.
153 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
154 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
155 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
156 * testsuite/gas/z80/z80_sli.d: Likewise.
157 * testsuite/gas/z80/z80n_all.d: Likewise.
158 * testsuite/gas/z80/z80n_reloc.d: Likewise.
159
a7e12755
L		 1602020-02-19 H.J. Lu <hongjiu.lu@intel.com>
161
162 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
163 with GNU_PROPERTY_X86_FEATURE_2_MMX.
164 * testsuite/gas/i386/i386.exp: Run property-3 and
165 x86-64-property-3.
166 * testsuite/gas/i386/property-3.d: New file.
167 * testsuite/gas/i386/property-3.s: Likewise.
168 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
169
272a84b1
L		 1702020-02-17 H.J. Lu <hongjiu.lu@intel.com>
171
172 * config/tc-i386.c (cpu_arch): Add .popcnt.
173 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
174 Add a tab before @samp{.sse4a}.
175
c8f8eebc
JB		 1762020-02-17 Jan Beulich <jbeulich@suse.com>
177
178 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
179 for AddrPrefixOpReg templates. Combine the two pieces of
180 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
181 mode.
182
eedb0f2c
JB		 1832020-02-17 Jan Beulich <jbeulich@suse.com>
184
185 PR gas/14439
186 * config/tc-i386.c (md_assemble): Also suppress operand
187 swapping for MONITOR{,X} and MWAIT{,X}.
188 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
189 Add Intel syntax monitor/mwait tests.
190 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
191 Adjust expectations.
192 *testsuite/gas/i386/sse3-intel.d,
193 testsuite/gas/i386/x86-64-sse3-intel.d: New.
194 * testsuite/gas/i386/i386.exp: Run new tests.
195
b9915cbc
JB		 1962020-02-17 Jan Beulich <jbeulich@suse.com>
197
198 PR gas/6518
199 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
200 [XYZ]MMWord memory operand ambiguity recognition logic (largely
201 re-indentation).
202 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
203 cases.
204 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
205 * testsuite/gas/i386/avx512dq-inval.l,
206 testsuite/gas/i386/inval-avx.l,
207 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
208 * testsuite/gas/i386/avx512vl-ambig.s,
209 testsuite/gas/i386/avx512vl-ambig.l: New.
210 * testsuite/gas/i386/i386.exp: Run new test.
211
af5c13b0
L		 2122020-02-16 H.J. Lu <hongjiu.lu@intel.com>
213
214 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
215 nosse4.
216 * doc/c-i386.texi: Document sse4a and nosse4a.
217
07d98387
L		 2182020-02-14 H.J. Lu <hongjiu.lu@intel.com>
219
220 * doc/c-i386.texi: Remove the old movsx and movzx documentation
221 for AT&T syntax.
222
65fca059
JB		 2232020-02-14 Jan Beulich <jbeulich@suse.com>
224
225 PR gas/25438
226 * config/tc-i386.c (md_assemble): Move movsx/movzx special
227 casing ...
228 (process_suffix): ... here. Consider just the first operand
229 initially.
230 (check_long_reg): Drop opcode 0x63 special case again.
231 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
232 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
233 Move ambiguous operand size tests ...
234 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
235 testsuite/gas/i386/noreg64.s: ... here.
236 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
237 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
238 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
239 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
240 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
241 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
242 testsuite/gas/i386/x86-64-movsxd.d,
243 testsuite/gas/i386/x86-64-movsxd-intel.d,
244 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
245 Adjust expectations.
246 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
247 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
248 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
249 * testsuite/gas/i386/i386.exp: Run new tests.
250
b6773884
JB		 2512020-02-14 Jan Beulich <jbeulich@suse.com>
252
253 * config/tc-i386.c (process_operands): Also skip segment
254 override prefix emission if it matches an already present one.
255 * testsuite/gas/i386/prefix32.s: Add double segment override
256 cases.
257 * testsuite/gas/i386/prefix32.l: Adjust expectations.
258
92334ad2
JB		 2592020-02-14 Jan Beulich <jbeulich@suse.com>
260
261 * config/tc-i386.c (process_operands): Drop ineffectual segment
262 overrides when optimizing.
263 * testsuite/gas/i386/lea-optimize.d: New.
264 * testsuite/gas/i386/i386.exp: Run new test.
265
2662020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB		 267
268 * config/tc-i386.c (process_operands): Also check insn prefix
269 for ineffectual segment override warning. Don't cover possible
270 VEX/EVEX encoded insns there.
271 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
272 testsuite/gas/i386/lea.e: New.
273 * testsuite/gas/i386/i386.exp: Run new test.
274
0e6724de
L		 2752020-02-14 H.J. Lu <hongjiu.lu@intel.com>
276
277 PR gas/25438
278 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
279 syntax.
280
292676c1
L		 2812020-02-13 Fangrui Song <maskray@google.com>
282 H.J. Lu <hongjiu.lu@intel.com>
283
284 PR gas/25551
285 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
286 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
287 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
288 * testsuite/gas/i386/relax-5.d: New file.
289 * testsuite/gas/i386/relax-5.s: Likewise.
290 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
291 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
292
7deea9aa
JB		 2932020-02-13 Jan Beulich <jbeulich@suse.com>
294
295 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
296 "nosse4" entry.
297
6c0946d0
JB		 2982020-02-12 Jan Beulich <jbeulich@suse.com>
299
300 * config/tc-i386.c (avx512): New (at file scope), moved from
301 (check_VecOperands): ... here.
302 (process_suffix): Add [XYZ]MMword operand size handling.
303 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
304 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
305 tests.
306 * testsuite/gas/i386/avx512dq-inval.l,
307 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
308
5990e377
JB		 3092020-02-12 Jan Beulich <jbeulich@suse.com>
310
311 PR gas/24546
312 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
313 code only.
314 * config/tc-i386-intel.c (i386_intel_operand): Also handle
315 CALL/JMP in O_tbyte_ptr case.
316 * doc/c-i386.texi: Mention far call and full pointer load ISA
317 differences.
318 * testsuite/gas/i386/x86-64-branch-3.s,
319 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
320 * testsuite/gas/i386/x86-64-branch-3.d,
321 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
322 * testsuite/gas/i386/x86-64-branch-5.l,
323 testsuite/gas/i386/x86-64-branch-5.s: New.
324 * testsuite/gas/i386/i386.exp: Run new test.
325
9706160a
JB		 3262020-02-12 Jan Beulich <jbeulich@suse.com>
327
328 PR gas/25438
329 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
330 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
331 64-bit-only warning.
332 (check_word_reg): Consistently error on mismatching register
333 size and suffix.
334 * testsuite/gas/i386/general.s: Replace dword GPR with word one
335 for movw. Replace suffix / GPR for orb.
336 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
337 byte GPRs as well as ones for inb/outb with a word accumulator.
338 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
339 testsuite/gas/i386/inval.l: Adjust expectations.
340
5de4d9ef
JB		 3412020-02-12 Jan Beulich <jbeulich@suse.com>
342
343 * config/tc-i386.c (operand_type_register_match): Also fall
344 through initial two if()-s when the template allows for a GPR
345 operand. Adjust comment.
346
50128d0c
JB		 3472020-02-11 Jan Beulich <jbeulich@suse.com>
348
349 (struct _i386_insn): New field "short_form".
350 (optimize_encoding): Drop setting of shortform field.
351 (process_suffix): Set i.short_form. Replace shortform use.
352 (process_operands): Replace shortform use.
353
1ed818b4
MM		 3542020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
355
356 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
357 loop initial declaration.
358
5aae9ae9
MM		 3592020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
360
361 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
362 instructions that can have 5 arguments.
363 (enum operand_parse_code): Add new operands.
364 (parse_operands): Account for new operands.
365 (S5): New macro.
366 (enum neon_shape_el): Introduce P suffixes for coprocessor.
367 (neon_select_shape): Account for P suffix.
368 (LOW1): Move macro to global position.
369 (HI4): Move macro to global position.
370 (vcx_assign_vec_d): New.
371 (vcx_assign_vec_m): New.
372 (vcx_assign_vec_n): New.
373 (enum vcx_reg_type): New.
374 (vcx_get_reg_type): New.
375 (vcx_size_pos): New.
376 (vcx_vec_pos): New.
377 (vcx_handle_shape): New.
378 (vcx_ensure_register_in_range): New.
379 (vcx_handle_register_arguments): New.
380 (vcx_handle_insn_block): New.
381 (vcx_handle_common_checks): New.
382 (do_vcx1): New.
383 (do_vcx2): New.
384 (do_vcx3): New.
385 * testsuite/gas/arm/cde-missing-fp.d: New test.
386 * testsuite/gas/arm/cde-missing-fp.l: New test.
387 * testsuite/gas/arm/cde-missing-mve.d: New test.
388 * testsuite/gas/arm/cde-missing-mve.l: New test.
389 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
390 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
391 * testsuite/gas/arm/cde-mve.s: New test.
392 * testsuite/gas/arm/cde-warnings.l:
393 * testsuite/gas/arm/cde-warnings.s:
394 * testsuite/gas/arm/cde.d:
395 * testsuite/gas/arm/cde.s:
396
4934a27c
MM		 3972020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
398 Matthew Malcomson <matthew.malcomson@arm.com>
399
400 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
401 CDE coprocessor that can be enabled.
402 (enum pred_instruction_type): New pred type.
403 (BAD_NO_VPT): New error message.
404 (BAD_CDE): New error message.
405 (BAD_CDE_COPROC): New error message.
406 (enum operand_parse_code): Add new immediate operands.
407 (parse_operands): Account for new immediate operands.
408 (check_cde_operand): New.
409 (cde_coproc_enabled): New.
410 (cde_coproc_pos): New.
411 (cde_handle_coproc): New.
412 (cxn_handle_predication): New.
413 (do_custom_instruction_1): New.
414 (do_custom_instruction_2): New.
415 (do_custom_instruction_3): New.
416 (do_cx1): New.
417 (do_cx1a): New.
418 (do_cx1d): New.
419 (do_cx1da): New.
420 (do_cx2): New.
421 (do_cx2a): New.
422 (do_cx2d): New.
423 (do_cx2da): New.
424 (do_cx3): New.
425 (do_cx3a): New.
426 (do_cx3d): New.
427 (do_cx3da): New.
428 (handle_pred_state): Define new IT block behaviour.
429 (insns): Add newn CX*{,d}{,a} instructions.
430 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
431 Define new cdecp extension strings.
432 * doc/c-arm.texi: Document new cdecp extension arguments.
433 * testsuite/gas/arm/cde-scalar.d: New test.
434 * testsuite/gas/arm/cde-scalar.s: New test.
435 * testsuite/gas/arm/cde-warnings.d: New test.
436 * testsuite/gas/arm/cde-warnings.l: New test.
437 * testsuite/gas/arm/cde-warnings.s: New test.
438 * testsuite/gas/arm/cde.d: New test.
439 * testsuite/gas/arm/cde.s: New test.
440
4b5aaf5f
L		 4412020-02-10 H.J. Lu <hongjiu.lu@intel.com>
442
443 PR gas/25516
444 * config/tc-i386.c (intel64): Renamed to ...
445 (isa64): This.
446 (match_template): Accept Intel64 only instruction by default.
447 (i386_displacement): Updated.
448 (md_parse_option): Updated.
449 * c-i386.texi: Update -mamd64/-mintel64 documentation.
450 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
451 -mamd64 to x86-64-sysenter-amd.
452 * testsuite/gas/i386/x86-64-sysenter.d: New file.
453
33176d91
AM		 4542020-02-10 Alan Modra <amodra@gmail.com>
455
456 * config/obj-elf.c (obj_elf_change_section): Error for section
457 type, attr or entsize changes in assembly.
458 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
459 * testsuite/gas/elf/section5.l: Update.
460
82194874
AM		 4612020-02-10 Alan Modra <amodra@gmail.com>
462
463 * output-file.c (output_file_close): Do a normal close when
464 flag_always_generate_output.
465 * write.c (write_object_file): Don't stop output when
466 flag_always_generate_output.
467
9fc0b501
SB		 4682020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
469
470 PR 25469
471 * config/tc-z80.c: Add -gbz80 command line option to generate code
472 for the GameBoy Z80. Add support for generating DWARF.
473 * config/tc-z80.h: Add support for DWARF debug information
474 generation.
475 * doc/c-z80.texi: Document new command line option.
476 * testsuite/gas/z80/gbz80_all.d: New file.
477 * testsuite/gas/z80/gbz80_all.s: New file.
478 * testsuite/gas/z80/z80.exp: Run the new tests.
479 * testsuite/gas/z80/z80n_all.d: New file.
480 * testsuite/gas/z80/z80n_all.s: New file.
481 * testsuite/gas/z80/z80n_reloc.d: New file.
482
b7d07216
L		 4832020-02-06 H.J. Lu <hongjiu.lu@intel.com>
484
485 PR gas/25381
486 * config/obj-elf.c (get_section): Also check
487 linked_to_symbol_name.
488 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
489 (obj_elf_parse_section_letters): Handle the 'o' flag.
490 (build_group_lists): Renamed to ...
491 (build_additional_section_info): This. Set elf_linked_to_section
492 from map_head.linked_to_symbol_name.
493 (elf_adjust_symtab): Updated.
494 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
495 * doc/as.texi: Document the 'o' flag.
496 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
497 * testsuite/gas/elf/section18.d: New file.
498 * testsuite/gas/elf/section18.s: Likewise.
499 * testsuite/gas/elf/section19.d: Likewise.
500 * testsuite/gas/elf/section19.s: Likewise.
501 * testsuite/gas/elf/section20.d: Likewise.
502 * testsuite/gas/elf/section20.s: Likewise.
503 * testsuite/gas/elf/section21.d: Likewise.
504 * testsuite/gas/elf/section21.l: Likewise.
505 * testsuite/gas/elf/section21.s: Likewise.
506
5eb617a7
L		 5072020-02-06 H.J. Lu <hongjiu.lu@intel.com>
508
509 * NEWS: Mention x86 assembler options to align branches for
510 binutils 2.34.
511
986ac314
L		 5122020-02-06 H.J. Lu <hongjiu.lu@intel.com>
513
514 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
515 only for ELF targets.
516 * testsuite/gas/i386/unique.d: Don't xfail.
517 * testsuite/gas/i386/x86-64-unique.d: Likewise.
518
19234a6d
AM		 5192020-02-06 Alan Modra <amodra@gmail.com>
520
521 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
522 * testsuite/gas/i386/x86-64-unique.d: Likewise.
523
02e0be69
AM		 5242020-02-06 Alan Modra <amodra@gmail.com>
525
526 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
527 xfail, and rename test.
528 * testsuite/gas/elf/section12b.d: Likewise.
529 * testsuite/gas/elf/section16a.d: Likewise.
530 * testsuite/gas/elf/section16b.d: Likewise.
531
a8c4d40b
L		 5322020-02-02 H.J. Lu <hongjiu.lu@intel.com>
533
534 PR gas/25380
535 * config/obj-elf.c (section_match): Removed.
536 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
537 section_id.
538 (obj_elf_change_section): Replace info and group_name arguments
539 with match_p. Also update the section ID and flags from match_p.
540 (obj_elf_section): Handle "unique,N". Update call to
541 obj_elf_change_section.
542 * config/obj-elf.h (elf_section_match): New.
543 (obj_elf_change_section): Updated.
544 * config/tc-arm.c (start_unwind_section): Update call to
545 obj_elf_change_section.
546 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
547 * config/tc-microblaze.c (microblaze_s_data): Likewise.
548 (microblaze_s_sdata): Likewise.
549 (microblaze_s_rdata): Likewise.
550 (microblaze_s_bss): Likewise.
551 * config/tc-mips.c (s_change_section): Likewise.
552 * config/tc-msp430.c (msp430_profiler): Likewise.
553 * config/tc-rx.c (parse_rx_section): Likewise.
554 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
555 * doc/as.texi: Document "unique,N" in .section directive.
556 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
557 * testsuite/gas/elf/section15.d: New file.
558 * testsuite/gas/elf/section15.s: Likewise.
559 * testsuite/gas/elf/section16.s: Likewise.
560 * testsuite/gas/elf/section16a.d: Likewise.
561 * testsuite/gas/elf/section16b.d: Likewise.
562 * testsuite/gas/elf/section17.d: Likewise.
563 * testsuite/gas/elf/section17.l: Likewise.
564 * testsuite/gas/elf/section17.s: Likewise.
565 * testsuite/gas/i386/unique.d: Likewise.
566 * testsuite/gas/i386/unique.s: Likewise.
567 * testsuite/gas/i386/x86-64-unique.d: Likewise.
568 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
569
575d37ae
L		 5702020-02-02 H.J. Lu <hongjiu.lu@intel.com>
571
572 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
573
2384096c
G		 5742020-02-01 Anthony Green <green@moxielogic.com>
575
576 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
577
95441c43
SL		 5782020-01-31 Sandra Loosemore <sandra@codesourcery.com>
579
580 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
581 %tls_ldo.
582
d465d695
AV		 5832020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
584
585 PR gas/25472
586 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
587 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
588 +mve.
589 * testsuite/gas/arm/mve_dsp.d: New test.
590
d26cc8a9
NC		 5912020-01-31 Nick Clifton <nickc@redhat.com>
592
593 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
594 rather than BFD_RELOC_NONE.
595
90e9955a
SP		 5962020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
597
598 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
599 to support VLDMIA instruction for MVE.
600 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
601 instruction for MVE.
602 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
603 instruction for MVE.
604 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
605 instruction for MVE.
606 * testsuite/gas/arm/mve-ldst.d: New test.
607 * testsuite/gas/arm/mve-ldst.s: Likewise.
608
53943f32
NC		 6092020-01-31 Nick Clifton <nickc@redhat.com>
610
611 * po/fr.po: Updated French translation.
612 * po/ru.po: Updated Russian translation.
613
c3036ed0
RS		 6142020-01-31 Richard Sandiford <richard.sandiford@arm.com>
615
616 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
617 .s for the movprfx.
618 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
619 * testsuite/gas/aarch64/sve-movprfx_28.d,
620 * testsuite/gas/aarch64/sve-movprfx_28.l,
621 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
622
2ae4c703
JB		 6232020-01-30 Jan Beulich <jbeulich@suse.com>
624
625 * config/tc-i386.c (output_disp): Tighten base_opcode check.
626 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
627 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
628 Adjust expectations.
629
bd434cc4
JM		 6302020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
631
632 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
633 * testsuite/gas/bpf/alu-be.d: Likewise.
634 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
635 * testsuite/gas/bpf/alu32-be.d: Likewise.
636
aeab2b26
JB		 6372020-01-30 Jan Beulich <jbeulich@suse.com>
638
639 * testsuite/gas/i386/x86-64-branch-2.s,
640 testsuite/gas/i386/x86-64-branch-4.s,
641 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
642 * testsuite/gas/i386/ilp32/x86-64-branch.d,
643 testsuite/gas/i386/x86-64-branch-2.d,
644 testsuite/gas/i386/x86-64-branch-4.l,
645 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
646
873494c8
JB		 6472020-01-30 Jan Beulich <jbeulich@suse.com>
648
649 * config/tc-i386.c (process_suffix): .
650 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
651 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
652 Add LRETQ case.
653 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
654 suffix.
655 testsuite/gas/i386/x86_64.s: Add RETF cases.
656 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
657 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
658 testsuite/gas/i386/x86-64-opcode.d,
659 testsuite/gas/i386/x86-64-suffix-intel.d,
660 testsuite/gas/i386/x86-64-suffix.d,
661 testsuite/gas/i386/x86_64-intel.d
662 testsuite/gas/i386/x86_64.d: Adjust expectations.
663 * testsuite/gas/i386/x86-64-suffix.e,
664 testsuite/gas/i386/x86_64.e: New.
665
62b3f548
JB		 6662020-01-30 Jan Beulich <jbeulich@suse.com>
667
668 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
669 special case.
670
bc31405e
L		 6712020-01-27 H.J. Lu <hongjiu.lu@intel.com>
672
673 PR binutils/25445
674 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
675 movsxd.
676 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
677 differences. Document movslq and movsxd.
678 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
679 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
680 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
681 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
682 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
683 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
684 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
685 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
686 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
687 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
688 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
689
e3696f67
AM		 6902020-01-27 Alan Modra <amodra@gmail.com>
691
692 * testsuite/gas/all/gas.exp: Replace case statements with switch
693 statements.
694 * testsuite/gas/elf/elf.exp: Likewise.
695 * testsuite/gas/macros/macros.exp: Likewise.
696 * testsuite/lib/gas-defs.exp: Likewise.
697
7568c93b
TC		 6982020-01-27 Tamar Christina <tamar.christina@arm.com>
699
700 PR 25403
701 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
702 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
703
403d1bd9
JW		 7042020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
705
706 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
707 s exts must be known, so rename *ok* to *fail*.
708 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
709 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
710 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
711 above change.
712 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
713 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
714
be4c5e58
L		 7152020-01-22 H.J. Lu <hongjiu.lu@intel.com>
716
717 PR gas/25438
718 * config/tc-i386.c (check_long_reg): Always disallow double word
719 suffix in mnemonic with word general register.
720 * testsuite/gas/i386/general.s: Replace word general register
721 with double word general register for movl.
722 * testsuite/gas/i386/inval.s: Add tests for movl with word general
723 register.
724 * testsuite/gas/i386/general.l: Updated.
725 * testsuite/gas/i386/inval.l: Likewise.
726
9e7028aa
AM		 7272020-01-22 Alan Modra <amodra@gmail.com>
728
729 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
730 __tls_get_addr_desc and __tls_get_addr_opt.
731
e3ed17f3
JB		 7322020-01-21 Jan Beulich <jbeulich@suse.com>
733
734 * testsuite/gas/i386/inval-crc32.s,
735 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
736 * testsuite/gas/i386/inval-crc32.l,
737 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
738
1a035124
JB		 7392020-01-21 Jan Beulich <jbeulich@suse.com>
740
741 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
742 generic code path. Deal with No_lSuf being set in a template.
743 * testsuite/gas/i386/inval-crc32.l,
744 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
745 instead of error(s) when operand size is ambiguous.
746 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
747 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
748 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
749 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
750 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
751 Adjust expectations.
752
c006a730
JB		 7532020-01-21 Jan Beulich <jbeulich@suse.com>
754
755 * config/tc-i386.c (process_suffix): Drop SYSRET special case
756 and an intel_syntax check. Re-write lack-of-suffix processing
757 logic.
758 * doc/c-i386.texi: Document operand size defaults for suffix-
759 less AT&T syntax insns.
760 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
761 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
762 testsuite/gas/i386/x86-64-avx-scalar.s,
763 testsuite/gas/i386/x86-64-avx.s,
764 testsuite/gas/i386/x86-64-bundle.s,
765 testsuite/gas/i386/x86-64-intel64.s,
766 testsuite/gas/i386/x86-64-lock-1.s,
767 testsuite/gas/i386/x86-64-opcode.s,
768 testsuite/gas/i386/x86-64-sse2avx.s,
769 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
770 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
771 testsuite/gas/i386/x86-64-nops.s,
772 testsuite/gas/i386/x86-64-ptwrite.s,
773 testsuite/gas/i386/x86-64-simd.s,
774 testsuite/gas/i386/x86-64-sse-noavx.s,
775 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
776 insns.
777 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
778 testsuite/gas/i386/noreg64.s: Add further tests.
779 * testsuite/gas/i386/ilp32/x86-64-nops.d,
780 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
781 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
782 testsuite/gas/i386/sse-noavx.d,
783 testsuite/gas/i386/x86-64-intel64.d,
784 testsuite/gas/i386/x86-64-nops.d,
785 testsuite/gas/i386/x86-64-opcode.d,
786 testsuite/gas/i386/x86-64-ptwrite-intel.d,
787 testsuite/gas/i386/x86-64-ptwrite.d,
788 testsuite/gas/i386/x86-64-simd-intel.d,
789 testsuite/gas/i386/x86-64-simd-suffix.d,
790 testsuite/gas/i386/x86-64-simd.d,
791 testsuite/gas/i386/x86-64-sse-noavx.d
792 testsuite/gas/i386/x86-64-suffix.d,
793 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
794 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
795 testsuite/gas/i386/noreg64.l: New.
796 * testsuite/gas/i386/i386.exp: Run new tests.
797
c906a69a
JB		 7982020-01-21 Jan Beulich <jbeulich@suse.com>
799
800 * testsuite/gas/i386/avx512_bf16_vl.s,
801 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
802 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
803 broadcast forms of VCVTNEPS2BF16.
804 * testsuite/gas/i386/avx512_bf16_vl.d,
805 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
806
26916852
NC		 8072020-01-20 Nick Clifton <nickc@redhat.com>
808
809 * po/uk.po: Updated Ukranian translation.
810
14470f07
L		 8112020-01-20 H.J. Lu <hongjiu.lu@intel.com>
812
813 PR ld/25416
814 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
815 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
816 x32 object.
817 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
818 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
819 R_X86_64_GOTPC32_TLSDESC relocation.
820
1b1bb2c6
NC		 8212020-01-18 Nick Clifton <nickc@redhat.com>
822
823 * configure: Regenerate.
824 * po/gas.pot: Regenerate.
825
ae774686
NC		 8262020-01-18 Nick Clifton <nickc@redhat.com>
827
828 Binutils 2.34 branch created.
829
42e04b36
L		 8302020-01-17 H.J. Lu <hongjiu.lu@intel.com>
831
832 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
833 with vex_encoding_vex.
834 (parse_insn): Likewise.
835 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
836 and {vex3} documentation.
837 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
838 {vex}.
839 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
840
2da2eaf4
AV		 8412020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
842
843 PR 25376
844 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
845 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
846 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
847 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
848 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
849 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
850
45a4bb20
JB		 8512020-01-16 Jan Beulich <jbeulich@suse.com>
852
853 * config/tc-i386.c (match_template): Drop found_cpu_match local
854 variable.
855
4814632e
JB		 8562020-01-16 Jan Beulich <jbeulich@suse.com>
857
858 * testsuite/gas/i386/avx512dq-inval.l,
859 testsuite/gas/i386/avx512dq-inval.s: New.
860 * testsuite/gas/i386/i386.exp: Run new test.
861
131cb553
JL		 8622020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
863
864 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
865 relocations when the target is 430X, except when extracting part of an
866 expression.
867 (msp430_srcoperand): Adjust comment.
868 Initialize the expp member of the msp430_operand_s struct as
869 appropriate.
870 (msp430_dstoperand): Likewise.
871 * testsuite/gas/msp430/msp430.exp: Run new test.
872 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
873 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
874
c24d0e8d
AM		 8752020-01-15 Alan Modra <amodra@gmail.com>
876
877 * configure.tgt: Add sparc-*-freebsd case.
878
e44925ae
LC		 8792020-01-14 Lili Cui <lili.cui@intel.com>
880
881 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
882 * testsuite/gas/i386/align-branch-1b.d: Likewise.
883 * testsuite/gas/i386/align-branch-1c.d: Likewise.
884 * testsuite/gas/i386/align-branch-1d.d: Likewise.
885 * testsuite/gas/i386/align-branch-1e.d: Likewise.
886 * testsuite/gas/i386/align-branch-1f.d: Likewise.
887 * testsuite/gas/i386/align-branch-1g.d: Likewise.
888 * testsuite/gas/i386/align-branch-1h.d: Likewise.
889 * testsuite/gas/i386/align-branch-1i.d: Likewise.
890 * testsuite/gas/i386/align-branch-5.d: Likewise.
891 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
892 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
893 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
894 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
895 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
896 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
897 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
898 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
899 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
900 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
901 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
902 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
903
7a6bf3be
SB		 9042020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
905
906 PR 25377
907 * config/tc-z80.c: Add support for half precision, single
908 precision and double precision floating point values.
909 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
910 * doc/as.texi: Add new z80 command line options.
911 * doc/c-z80.texi: Document new z80 command line options.
912 * testsuite/gas/z80/ez80_pref_dis.s: New test.
913 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
914 * testsuite/gas/z80/z80.exp: Run the new test.
915 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
916 * testsuite/gas/z80/fp_zeda32.d: Likewise.
917 * testsuite/gas/z80/strings.d: Update expected output.
918
82e9597c
MM		 9192020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
920
921 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
922 dependency.
923
5e4f7e05
CZ		 9242020-01-13 Claudiu Zissulescu <claziss@gmail.com>
925
926 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
927 the CPU.
928 * config/tc-arc.h: Add header if/defs.
929 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
930
febda64f
AM		 9312020-01-13 Alan Modra <amodra@gmail.com>
932
933 * testsuite/gas/wasm32/allinsn.d: Update expected output.
934
5496abe1
AM		 9352020-01-13 Alan Modra <amodra@gmail.com>
936
937 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
938 insertion.
939
ec4181f2
AM		 9402020-01-10 Alan Modra <amodra@gmail.com>
941
942 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
943 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
944
40c75bc8
SB		 9452020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
946
947 PR 25224
948 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
949 opcode byte values.
950 (emit_ld_r_r): Likewise.
951 (emit_ld_rr_m): Likewise.
952 (emit_ld_rr_nn): Likewise.
953
72aea328
JB		 9542020-01-09 Jan Beulich <jbeulich@suse.com>
955
956 * config/tc-i386.c (optimize_encoding): Add
957 is_any_vex_encoding() invocations. Drop respective
958 i.tm.extension_opcode == None checks.
959
3f93af61
JB		 9602020-01-09 Jan Beulich <jbeulich@suse.com>
961
962 * config/tc-i386.c (md_assemble): Check RegRex is clear during
963 REX transformations. Correct comment indentation.
964
7697afb6
JB		 9652020-01-09 Jan Beulich <jbeulich@suse.com>
966
967 * config/tc-i386.c (optimize_encoding): Generalize register
968 transformation for TEST optimization.
969
d835a58b
JB		 9702020-01-09 Jan Beulich <jbeulich@suse.com>
971
972 * testsuite/gas/i386/x86-64-sysenter-amd.s,
973 testsuite/gas/i386/x86-64-sysenter-amd.d,
974 testsuite/gas/i386/x86-64-sysenter-amd.l,
975 testsuite/gas/i386/x86-64-sysenter-intel.d,
976 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
977 * testsuite/gas/i386/i386.exp: Run new tests.
978
915808f6
NC		 9792020-01-08 Nick Clifton <nickc@redhat.com>
980
981 PR 25284
982 * doc/as.texi (Align): Document the fact that all arguments can be
983 omitted.
984 (Balign): Likewise.
985 (P2align): Likewise.
986
f1f28025
NC		 9872020-01-08 Nick Clifton <nickc@redhat.com>
988
989 PR 14891
990 * config/obj-elf.c (obj_elf_section): Fail if the section name is
991 already defined as a different symbol type.
992 * testsuite/gas/elf/pr14891.s: New test source file.
993 * testsuite/gas/elf/pr14891.d: New test driver.
994 * testsuite/gas/elf/pr14891.s: New test expected error output.
995 * testsuite/gas/elf/elf.exp: Run the new test.
996
030a2e78
AM		 9972020-01-08 Alan Modra <amodra@gmail.com>
998
999 * config/tc-z8k.c (md_begin): Make idx unsigned.
1000 (get_specific): Likewise for this_index.
1001
2a1ebfb2
CZ		 10022020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1003
1004 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1005 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1006 (md_operand): Set X_md to absent.
1007 (arc_parse_name): Check for X_md.
1008
16d87673
SB		 10092020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1010
1011 PR 25311
1012 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1013 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1014 NO_STRING_ESCAPES.
1015 * read.c (next_char_of_string): Likewise.
1016 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1017 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1018
a2322019
NC		 10192020-01-03 Nick Clifton <nickc@redhat.com>
1020
1021 * po/sv.po: Updated Swedish translation.
1022
5437a02a
JB		 10232020-01-03 Jan Beulich <jbeulich@suse.com>
1024
1025 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1026 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1027
567dfba2
JB		 10282020-01-03 Jan Beulich <jbeulich@suse.com>
1029
1030 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1031 by-element usdot. Add 64-bit form tests for by-element sudot.
1032 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1033
8c45011a
JB		 10342020-01-03 Jan Beulich <jbeulich@suse.com>
1035
1036 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1037 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1038
f4950f76
JB		 10392020-01-03 Jan Beulich <jbeulich@suse.com>
1040
1041 * testsuite/gas/aarch64/f64mm.d,
1042 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1043
6655dba2
SB		 10442020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1045
1046 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1047 support for assembler code generated by SDCC. Add new relocation
1048 types. Add z80-elf target support.
1049 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1050 labels. Local labels starts from ".L".
1051 * NEWS: Mention the new support.
1052 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1053 * testsuite/gas/all/fwdexp.s: Likewise.
1054 * testsuite/gas/all/cond.l: Likewise.
1055 * testsuite/gas/all/cond.s: Likewise.
1056 * testsuite/gas/all/fwdexp.d: Likewise.
1057 * testsuite/gas/all/fwdexp.s: Likewise.
1058 * testsuite/gas/elf/section2.e-mips: Likewise.
1059 * testsuite/gas/elf/section2.l: Likewise.
1060 * testsuite/gas/elf/section2.s: Likewise.
1061 * testsuite/gas/macros/app1.d: Likewise.
1062 * testsuite/gas/macros/app1.s: Likewise.
1063 * testsuite/gas/macros/app2.d: Likewise.
1064 * testsuite/gas/macros/app2.s: Likewise.
1065 * testsuite/gas/macros/app3.d: Likewise.
1066 * testsuite/gas/macros/app3.s: Likewise.
1067 * testsuite/gas/macros/app4.d: Likewise.
1068 * testsuite/gas/macros/app4.s: Likewise.
1069 * testsuite/gas/macros/app4b.s: Likewise.
1070 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1071 * testsuite/gas/z80/z80.exp: Add new tests
1072 * testsuite/gas/z80/dollar.d: New file.
1073 * testsuite/gas/z80/dollar.s: New file.
1074 * testsuite/gas/z80/ez80_adl_all.d: New file.
1075 * testsuite/gas/z80/ez80_adl_all.s: New file.
1076 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1077 * testsuite/gas/z80/ez80_isuf.s: New file.
1078 * testsuite/gas/z80/ez80_z80_all.d: New file.
1079 * testsuite/gas/z80/ez80_z80_all.s: New file.
1080 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1081 * testsuite/gas/z80/r800_extra.d: New file.
1082 * testsuite/gas/z80/r800_extra.s: New file.
1083 * testsuite/gas/z80/r800_ii8.d: New file.
1084 * testsuite/gas/z80/r800_z80_doc.d: New file.
1085 * testsuite/gas/z80/z180.d: New file.
1086 * testsuite/gas/z80/z180.s: New file.
1087 * testsuite/gas/z80/z180_z80_doc.d: New file.
1088 * testsuite/gas/z80/z80_doc.d: New file.
1089 * testsuite/gas/z80/z80_doc.s: New file.
1090 * testsuite/gas/z80/z80_ii8.d: New file.
1091 * testsuite/gas/z80/z80_ii8.s: New file.
1092 * testsuite/gas/z80/z80_in_f_c.d: New file.
1093 * testsuite/gas/z80/z80_in_f_c.s: New file.
1094 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1095 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1096 * testsuite/gas/z80/z80_out_c_0.d: New file.
1097 * testsuite/gas/z80/z80_out_c_0.s: New file.
1098 * testsuite/gas/z80/z80_reloc.d: New file.
1099 * testsuite/gas/z80/z80_reloc.s: New file.
1100 * testsuite/gas/z80/z80_sli.d: New file.
1101 * testsuite/gas/z80/z80_sli.s: New file.
1102
a65b5de6
SN		 11032020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1104
1105 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1106 REGLIST_RN.
1107
b14ce8bf
AM		 11082020-01-01 Alan Modra <amodra@gmail.com>
1109
1110 Update year range in copyright notice of all files.
1111
0b114740 1112For older changes see ChangeLog-2019
3499769a 1113\f
0b114740 1114Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM		 1115
1116Copying and distribution of this file, with or without modification,
1117are permitted in any medium without royalty provided the copyright
1118notice and this notice are preserved.
1119
1120Local Variables:
1121mode: change-log
1122left-margin: 8
1123fill-column: 74
1124version-control: never
1125End:
GDB Binutils - Deliverables
This page took 0.322193 seconds and 4 git commands to generate.