[PATCH 3/4]: m32c: remove duplicate define and prototype
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
6a3ab923
GN
12020-04-08 Gunther Nikl <gnikl@justmail.de>
2
3 * config/tc-moxie.h (MD_PCREL_FROM_SECTION): Delete define.
4 (md_pcrel_from): Remove prototytpe.
d9f19885
GN
5 * config/tc-m32c.h (MD_PCREL_FROM_SECTION): Delete duplicate
6 define.
7 (md_pcrel_from_section): Remove duplicate prototype.
6a3ab923 8
6e0e8b45
L
92020-04-07 H.J. Lu <hongjiu.lu@intel.com>
10
11 * NEWS: Mention support for Intel SERIALIZE and TSXLDTRK
12 instructions.
13
266803a2
L
142020-04-07 H.J. Lu <hongjiu.lu@intel.com>
15
16 * doc/c-z80.texi: Fix @xref warnings.
17
bb651e8b
CL
182020-04-07 Lili Cui <lili.cui@intel.com>
19
20 * config/tc-i386.c (cpu_arch): Add .TSXLDTRK.
21 (cpu_noarch): Likewise.
22 * doc/c-i386.texi: Document TSXLDTRK.
23 * testsuite/gas/i386/i386.exp: Run TSXLDTRK tests.
24 * testsuite/gas/i386/tsxldtrk.d: Likewise.
25 * testsuite/gas/i386/tsxldtrk.s: Likewise.
26 * testsuite/gas/i386/x86-64-tsxldtrk.d: Likewise.
27
4b27d27c
L
282020-04-02 Lili Cui <lili.cui@intel.com>
29
30 * config/tc-i386.c (cpu_arch): Add .serialize.
31 (cpu_noarch): Likewise.
32 * doc/c-i386.texi: Document serialize.
33 * testsuite/gas/i386/i386.exp: Run serialize tests
34 * testsuite/gas/i386/serialize.d: Likewise.
35 * testsuite/gas/i386/x86-64-serialize.d: Likewise.
36 * testsuite/gas/i386/serialize.s: Likewise.
37
bb897477
RO
382020-04-02 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
39
40 * testsuite/gas/elf/section12a.d: Use notarget instead of xfail.
41 * testsuite/gas/elf/section12b.d: Likewise.
42 * testsuite/gas/elf/section16a.d: Likewise.
43 * testsuite/gas/elf/section16b.d: Likewise.
44
59e28a97
GN
452020-04-02 Gunther Nikl <gnikl@justmail.de>
46
47 * config/tc-m68k.c (m68k_ip): Fix range check for index register
48 with a suppressed address register.
49
efc3a950
L
502020-04-01 H.J. Lu <hongjiu.lu@intel.com>
51
52 PR gas/25756
53 * config/tc-i386.h (TC_FORCE_RELOCATION_ABS): New.
54 * testsuite/gas/i386/localpic.s: Add a test for relocation
55 against local absolute symbol.
56 * testsuite/gas/i386/x86-64-localpic.s: Likewise.
57 * testsuite/gas/i386/localpic.d: Updated.
58 * testsuite/gas/i386/x86-64-localpic.d: Likewise.
59 * testsuite/gas/i386/ilp32/x86-64-localpic.d: Likewise.
60
15d47c3a
RO
612020-04-01 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
62
63 PR gas/25732
64 * testsuite/gas/i386/solaris/x86-64-branch-2.d: New file.
65 * testsuite/gas/i386/solaris/x86-64-branch-3.d: New file.
66 * testsuite/gas/i386/solaris/x86-64-jump.d: Incorporate changes to
67 testsuite/gas/i386/x86-64-jump.d.
68 * gas/testsuite/gas/i386/solaris/x86-64-mpx-branch-1.d:
69 Incorporate changes to
70 gas/testsuite/gas/i386/x86-64-mpx-branch-1.d.
71 * testsuite/gas/i386/solaris/x86-64-mpx-branch-2.d : Incorporate
72 changes to testsuite/gas/i386/x86-64-mpx-branch-2.d.
73 * testsuite/gas/i386/x86-64-branch-2.d: Skip on *-*-solaris*.
74 * testsuite/gas/i386/x86-64-branch-3.d: Likewise.
75
876678f0
MR
762020-03-31 Maciej W. Rozycki <macro@linux-mips.org>
77
78 PR 25611
79 PR 25614
80 * dwarf2dbg.c: Do not include "bignum.h".
81
d1a89da5
NC
822020-03-30 Nelson Chu <nelson.chu@sifive.com>
83
84 * testsuite/gas/riscv/alias-csr.d: Move this to priv-reg-pseudo.
85 * testsuite/gas/riscv/alias-csr.s: Likewise.
86 * testsuite/gas/riscv/no-aliases-csr.d: Move this
87 to priv-reg-pseudo-noalias.
88 * testsuite/gas/riscv/bad-csr.d: Rename to priv-reg-fail-nonexistent.
89 * testsuite/gas/riscv/bad-csr.l: Likewise.
90 * testsuite/gas/riscv/bad-csr.s: Likewise.
91 * testsuite/gas/riscv/satp.d: Removed. Already included in priv-reg.
92 * testsuite/gas/riscv/satp.s: Likewise.
93 * testsuite/gas/riscv/priv-reg-pseudo.d: New testcase for all pseudo
94 csr instruction, including alias-csr testcase.
95 * testsuite/gas/riscv/priv-reg-pseudo.s: Likewise.
96 * testsuite/gas/riscv/priv-reg-pseudo-noalias.d: New testcase for all
97 pseudo instruction with objdump -Mno-aliases.
98 * testsuite/gas/riscv/priv-reg-fail-nonexistent.d: New testcase.
99 * testsuite/gas/riscv/priv-reg-fail-nonexistent.l: Likewise.
100 * testsuite/gas/riscv/priv-reg-fail-nonexistent.s: Likewise.
101 * testsuite/gas/riscv/priv-reg.d: Update CSR to 1.11.
102 * testsuite/gas/riscv/priv-reg.s: Likewise.
103 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
104 * testsuite/gas/riscv/csr-dw-regnums.d: Likewise.
105 * testsuite/gas/riscv/csr-dw-regnums.s: Likewise.
106
b7780957
J
1072020-03-25 J.W. Jagersma <jwjagersma@gmail.com>
108
109 * config/obj-coff.c (obj_coff_section): Set the bss flag on
110 sections with the "b" attribute.
111
d1023b5d
AM
1122020-03-22 Alan Modra <amodra@gmail.com>
113
114 * testsuite/gas/s12z/truncated.d: Update expected output.
115
0d832e7f
SB
1162020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
117
118 PR 25690
119 * config/tc-z80.c (md_pseudo_table): Add xdef anf xref pseudo ops.
120 * doc/c-z80.texi: Update documentation.
121
327ef784
NC
1222020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
123
124 PR 25641
125 PR 25668
126 PR 25633
127 Fix disassembling ED+A4/AC/B4/BC opcodes.
128 Fix assembling lines containing colonless label and instruction
129 with first operand inside parentheses.
130 Fix registration of unsupported by target CPU registers.
131 * config/tc-z80.c: See above.
132 * config/tc-z80.h: See above.
133 * testsuite/gas/z80/colonless.d: Update test.
134 * testsuite/gas/z80/colonless.s: Likewise.
135 * testsuite/gas/z80/ez80_adl_all.d: Likewise.
136 * testsuite/gas/z80/ez80_unsup_regs.d: Likewise.
137 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
138 * testsuite/gas/z80/gbz80_unsup_regs.d: Likewise.
139 * testsuite/gas/z80/r800_unsup_regs.d: Likewise.
140 * testsuite/gas/z80/unsup_regs.s: Likewise.
141 * testsuite/gas/z80/z180_unsup_regs.d: Likewise.
142 * testsuite/gas/z80/z80.exp: Likewise.
143 * testsuite/gas/z80/z80_strict_unsup_regs.d: Likewise.
144 * testsuite/gas/z80/z80_unsup_regs.d: Likewise.
145 * testsuite/gas/z80/z80n_unsup_regs.d: Likewise.
146
66d1f7cc
AV
1472020-03-13 Andre Vieira <andre.simoesdiasvieira@arm.com>
148
149 PR 25660
150 * config/tc-arm.c (operand_parse_code): Add OP_RNSDMQR and OP_oRNSDMQ.
151 (parse_operands): Handle new operand codes.
152 (do_neon_dyadic_long): Make shape check accept the scalar variants.
153 (asm_opcode_insns): Fix operand codes for vaddl and vsubl.
154 * testsuite/gas/arm/mve-vaddsub-it.s: New test.
155 * testsuite/gas/arm/mve-vaddsub-it.d: New test.
156 * testsuite/gas/arm/mve-vaddsub-it-bad.s: New test.
157 * testsuite/gas/arm/mve-vaddsub-it-bad.l: New test.
158 * testsuite/gas/arm/mve-vaddsub-it-bad.d: New test.
159 * testsuite/gas/arm/nomve-vaddsub-it.d: New test.
160
9e8f1c90
L
1612020-03-11 H.J. Lu <hongjiu.lu@intel.com>
162
163 * NEWS: Mention x86 assembler options for CVE-2020-0551.
164
97b4a8f7
L
1652020-03-11 H.J. Lu <hongjiu.lu@intel.com>
166
167 * testsuite/gas/i386/i386.exp: Run new tests.
168 * testsuite/gas/i386/lfence-byte.d: New file.
169 * testsuite/gas/i386/lfence-byte.e: Likewise.
170 * testsuite/gas/i386/lfence-byte.s: Likewise.
171 * testsuite/gas/i386/lfence-indbr-a.d: Likewise.
172 * testsuite/gas/i386/lfence-indbr-b.d: Likewise.
173 * testsuite/gas/i386/lfence-indbr-c.d: Likewise.
174 * testsuite/gas/i386/lfence-indbr.e: Likewise.
175 * testsuite/gas/i386/lfence-indbr.s: Likewise.
176 * testsuite/gas/i386/lfence-load.d: Likewise.
177 * testsuite/gas/i386/lfence-load.s: Likewise.
178 * testsuite/gas/i386/lfence-ret-a.d: Likewise.
179 * testsuite/gas/i386/lfence-ret-b.d: Likewise.
180 * testsuite/gas/i386/lfence-ret.s: Likewise.
181 * testsuite/gas/i386/x86-64-lfence-byte.d: Likewise.
182 * testsuite/gas/i386/x86-64-lfence-byte.e: Likewise.
183 * testsuite/gas/i386/x86-64-lfence-byte.s: Likewise.
184 * testsuite/gas/i386/x86-64-lfence-indbr-a.d: Likewise.
185 * testsuite/gas/i386/x86-64-lfence-indbr-b.d: Likewise.
186 * testsuite/gas/i386/x86-64-lfence-indbr-c.d: Likewise.
187 * testsuite/gas/i386/x86-64-lfence-indbr.e: Likewise.
188 * testsuite/gas/i386/x86-64-lfence-indbr.s: Likewise.
189 * testsuite/gas/i386/x86-64-lfence-load.d: Likewise.
190 * testsuite/gas/i386/x86-64-lfence-load.s: Likewise.
191 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Likewise.
192 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Likewise.
193
ae531041
L
1942020-03-11 H.J. Lu <hongjiu.lu@intel.com>
195
196 * config/tc-i386.c (lfence_after_load): New.
197 (lfence_before_indirect_branch_kind): New.
198 (lfence_before_indirect_branch): New.
199 (lfence_before_ret_kind): New.
200 (lfence_before_ret): New.
201 (last_insn): New.
202 (load_insn_p): New.
203 (insert_lfence_after): New.
204 (insert_lfence_before): New.
205 (md_assemble): Call insert_lfence_before and insert_lfence_after.
206 Set last_insn.
207 (OPTION_MLFENCE_AFTER_LOAD): New.
208 (OPTION_MLFENCE_BEFORE_INDIRECT_BRANCH): New.
209 (OPTION_MLFENCE_BEFORE_RET): New.
210 (md_longopts): Add -mlfence-after-load=,
211 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
212 (md_parse_option): Handle -mlfence-after-load=,
213 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
214 (md_show_usage): Display -mlfence-after-load=,
215 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
216 (i386_cons_align): New.
217 * config/tc-i386.h (i386_cons_align): New.
218 (md_cons_align): New.
219 * doc/c-i386.texi: Document -mlfence-after-load=,
220 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
221
5496f3c6
NC
2222020-03-11 Nick Clifton <nickc@redhat.com>
223
224 PR 25611
225 PR 25614
226 * dwarf2dbg.c (DWARF2_FILE_TIME_NAME): Default to -1.
227 (DWARF2_FILE_SIZE_NAME): Default to -1.
228 (DWARF2_LINE_VERSION): Default to the current dwarf level or 3,
229 whichever is higher.
230 (DWARF2_LINE_MAX_OPS_PER_INSN): Provide a default value of 1.
231 (NUM_MD5_BYTES): Define.
232 (struct file entry): Add md5 field.
233 (get_filenum): Delete and replace with...
234 (get_basename): New function.
235 (get_directory_table_entry): New function.
236 (allocate_filenum): New function.
237 (allocate_filename_to_slot): New function.
238 (dwarf2_where): Use new functions.
239 (dwarf2_directive_filename): Add support for extended .file
240 pseudo-op.
241 (dwarf2_directive_loc): Allow the use of file number zero with
242 DWARF 5 or higher.
243 (out_file_list): Rename to...
244 (out_dir_and_file_list): Add DWARF 5 support.
245 (out_debug_line): Emit extra values into the section header for
246 DWARF 5.
247 (out_debug_str): Allow for file 0 to be used with DWARF 5.
248 * doc/as.texi (.file): Update the description of this pseudo-op.
249 * testsuite/gas/elf-dwarf-5-file0.s: Add more lines.
250 * testsuite/gas/elf-dwarf-5-file0.d: Update expected dump output.
251 * testsuite/gas/lns/lns-diag-1.l: Update expected error message.
252 * NEWS: Mention the new feature.
253
a6a1f5e0
AM
2542020-03-10 Alan Modra <amodra@gmail.com>
255
256 * config/tc-csky.c (get_operand_value): Rewrite 1 << 31 expressions
257 to avoid signed overflow.
258 * config/tc-mcore.c (md_assemble): Likewise.
259 * config/tc-mips.c (gpr_read_mask, gpr_write_mask): Likewise.
260 * config/tc-nds32.c (SET_ADDEND): Likewise.
261 * config/tc-nios2.c (nios2_assemble_arg_R): Likewise.
262
3fabc179
JB
2632020-03-09 Jan Beulich <jbeulich@suse.com>
264
265 * testsuite/gas/i386/avx.s: Add long-form VCMP[PS][SD] pseudos.
266 * testsuite/gas/i386/avx.d, testsuite/gas/i386/avx-16bit.d,
267 testsuite/gas/i386/avx-intel.d: Adjust expectations.
268
190e5fc8
AM
2692020-03-07 Alan Modra <amodra@gmail.com>
270
271 * testsuite/gas/elf/dwarf-5-file0.s: Don't start directives in
272 first column.
273
84d9ab33
NC
2742020-03-06 Nick Clifton <nickc@redhat.com>
275
276 PR 25614
277 * dwarf2dbg.c (dwarf2_directive_filename): Allow a file number of
278 0 if the dwarf_level is 5 or more. Complain if a filename follows
279 a file 0.
280 * testsuite/gas/elf/dwarf-5-file0.s: New test.
281 * testsuite/gas/elf/dwarf-5-file0.d: New test driver.
282 * testsuite/gas/elf/elf.exp: Run the new test.
283
284 PR 25612
285 * config/tc-ia64.h (DWARF2_VERISION): Fix typo.
286 * doc/as.texi: Fix another typo.
287
31bf1864
NC
2882020-03-06 Nick Clifton <nickc@redhat.com>
289
290 PR 25612
291 * as.c (dwarf_level): Define.
292 (show_usage): Add --gdwarf-3, --gdwarf-4 and --gdwarf-5.
293 (parse_args): Add support for the new options.
294 as.h (dwarf_level): Prototype.
295 * dwarf2dbg.c (DWARF2_VERSION): Use dwarf_level as default version
296 value.
297 * config/tc-ia64.h (DWARF2_VERISION): Update definition.
298 (DWARF2_LINE_VERSION): Remove definition.
299 * doc/as.texi: Document the new options.
300
3c968de5
NC
3012020-03-06 Nick Clifton <nickc@redhat.com>
302
303 PR 25572
304 * as.c (main): Allow matching input and outputs when they are
305 not regular files.
306
bc49bfd8
JB
3072020-03-06 Jan Beulich <jbeulich@suse.com>
308
309 * config/tc-i386.c (match_mem_size): Generalize broadcast special
310 casing.
311 (check_VecOperands): Zap xmmword/ymmword/zmmword when more than
312 one of byte/word/dword/qword is set alongside a SIMD register in
313 a template's operand.
314
4873e243
JB
3152020-03-06 Jan Beulich <jbeulich@suse.com>
316
317 * config/tc-i386.c (match_template): Extend code in logic
318 rejecting certain suffixes in certain modes to also cover mask
319 register use and VecSIB. Drop special casing of broadcast. Skip
320 immediates in the check.
321
e365e234
JB
3222020-03-06 Jan Beulich <jbeulich@suse.com>
323
324 * config/tc-i386.c (match_template): Fold duplicate code in
325 logic rejecting certain suffixes in certain modes. Drop
326 pointless "else".
327
4ed21b58
JB
3282020-03-06 Jan Beulich <jbeulich@suse.com>
329
330 * config/tc-i386.c (process_suffix): Exlucde !vexw insns
331 alongside !norex64 ones.
332 * testsuite/gas/i386/x86-64-avx512bw.s: Test VPEXTR* and VPINSR*
333 with both 32- and 64-bit GPR operands.
334 * testsuite/gas/i386/x86-64-avx512f.s: Test VEXTRACTPS with both
335 32- and 64-bit GPR operands.
336 * testsuite/gas/i386/x86-64-avx512bw-intel.d,
337 testsuite/gas/i386/x86-64-avx512bw.d,
338 testsuite/gas/i386/x86-64-avx512f-intel.d,
339 testsuite/gas/i386/x86-64-avx512f.d: Adjust expectations.
340
643bb870
JB
3412020-03-06 Jan Beulich <jbeulich@suse.com>
342
343 * config/tc-i386.c (md_assemble): Drop use of rex64.
344 (process_suffix): For REX.W for 64-bit CRC32.
345
a23b33b3
JB
3462020-03-06 Jan Beulich <jbeulich@suse.com>
347
348 * config/tc-i386.c (i386_addressing_mode): For 32-bit
349 addressing for MPX insns without base/index.
350 * testsuite/gas/i386/mpx-16bit.s,
351 * testsuite/gas/i386/mpx-16bit.d: New.
352 * testsuite/gas/i386/i386.exp: Run new test.
353
a0497384
JB
3542020-03-06 Jan Beulich <jbeulich@suse.com>
355
356 * testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,
357 testsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,
358 testsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,
359 testsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,
360 * testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases
361 as well as a BSWAP one.
362 * testsuite/gas/i386/rdpid.s: Add 16-bit case.
363 * testsuite/gas/i386/sse2-16bit.s: Cover more insns.
364 * testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,
365 testsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,
366 testsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,
367 testsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,
368 testsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,
369 testsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,
370 testsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,
371 testsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,
372 testsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,
373 testsuite/gas/i386/vmx.d: Adjust expectations.
374
b630c145
JB
3752020-03-06 Jan Beulich <jbeulich@suse.com>
376
377 * config/tc-i386.c (md_assemble): Also exclude tpause and umwait
378 from having their operands swapped.
379 * testsuite/gas/i386/waitpkg.s,
380 testsuite/gas/i386/x86-64-waitpkg.s: Add tpause and umwait
381 3-operand cases as well as testing of 16-bit code generation.
382 * testsuite/gas/i386/waitpkg.d,
383 testsuite/gas/i386/waitpkg-intel.d,
384 testsuite/gas/i386/x86-64-waitpkg.d,
385 testsuite/gas/i386/x86-64-waitpkg-intel.d: Adjust expectations.
386
de48783e
NC
3872020-03-04 Nelson Chu <nelson.chu@sifive.com>
388
dee35d02
NC
389 * config/tc-riscv.c (percent_op_utype): Support the modifier
390 %got_pcrel_hi.
391 * doc/c-riscv.texi: Add documentation.
392 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
393 modifier %got_pcrel_hi.
394 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
395 * testsuite/gas/riscv/relax-reloc.d: Likewise.
396 * testsuite/gas/riscv/relax-reloc.s: Likewise.
397
de48783e
NC
398 * doc/c-riscv.texi (relocation modifiers): Add documentation.
399 (RISC-V-Formats): Update the section name from "Instruction Formats"
400 to "RISC-V Instruction Formats".
401
749479c8
AO
4022020-03-04 Alexandre Oliva <oliva@adacore.com>
403
404 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
405 detected in a section which does not have at least 4 byte
406 alignment.
407 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
408 * testsuite/gas/arm/ldr-t.s: Likewise.
409 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
410 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
411 disassembly, ignoring any NOPs that may have been inserted because
412 of section alignment.
413 * testsuite/gas/arm/ldr-t.d: Likewise.
414
a847e322
JB
4152020-03-04 Jan Beulich <jbeulich@suse.com>
416
417 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
418 * doc/c-i386.texi: Mention sev_es.
419 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
420 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
421 expectations.
422 * testsuite/gas/i386/arch-13-znver1.d,
423 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
424
3cd7f3e3
L
4252020-03-03 H.J. Lu <hongjiu.lu@intel.com>
426
427 * config/tc-i386.c (match_template): Replace ignoresize and
428 defaultsize with mnemonicsize.
429 (process_suffix): Likewise.
430
b8ba1385
SB
4312020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
432
433 PR 25627
434 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
435 instruction LD IY,(HL).
436 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
437 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
438 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
439 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
440
10d97a0f
L
4412020-03-03 H.J. Lu <hongjiu.lu@intel.com>
442
443 PR gas/25622
444 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
445 x86-64-default-suffix-avx.
446 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
447 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
448 * testsuite/gas/i386/noreg64.d: Updated.
449 * testsuite/gas/i386/noreg64.l: Likewise.
450 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
451 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
452 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
453
8326546e
SB
4542020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
455
456 PR 25604
457 * config/tc-z80.c (contains_register): Prevent an illegal memory
458 access when checking an expression for a register name.
459
e3e896e6
AM
4602020-03-03 Alan Modra <amodra@gmail.com>
461
462 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
463 support.
464
a4dd6c97
AM
4652020-03-02 Alan Modra <amodra@gmail.com>
466
467 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
468 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
469 and .sbss sections.
470 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
471 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
472 (s3_s_score_lcomm): Likewise.
473 * config/tc-score7.c: Similarly.
474 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
475
dec7b24b
YS
4762020-02-28 YunQiang Su <syq@debian.org>
477
478 PR gas/25539
479 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
480 to handle multi-labels.
481 (has_label_name): New.
482
cceb53b8
MM
4832020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
484
485 * config/tc-arm.c (enum pred_instruction_type): Remove
486 NEUTRAL_IT_NO_VPT_INSN predication type.
487 (cxn_handle_predication): Modify to require condition suffixes.
488 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
489 * testsuite/gas/arm/cde-scalar.s: Update test.
490 * testsuite/gas/arm/cde-warnings.l: Update test.
491 * testsuite/gas/arm/cde-warnings.s: Update test.
492
da3ec71f
AM
4932020-02-26 Alan Modra <amodra@gmail.com>
494
495 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
496 N_() on empty string.
497
42135cad
AM
4982020-02-26 Alan Modra <amodra@gmail.com>
499
500 * read.c (read_a_source_file): Call strncpy with length one
501 less than size of original_case_string.
502
dc1e8a47
AM
5032020-02-26 Alan Modra <amodra@gmail.com>
504
505 * config/obj-elf.c: Indent labels correctly.
506 * config/obj-macho.c: Likewise.
507 * config/tc-aarch64.c: Likewise.
508 * config/tc-alpha.c: Likewise.
509 * config/tc-arm.c: Likewise.
510 * config/tc-cr16.c: Likewise.
511 * config/tc-crx.c: Likewise.
512 * config/tc-frv.c: Likewise.
513 * config/tc-i386-intel.c: Likewise.
514 * config/tc-i386.c: Likewise.
515 * config/tc-ia64.c: Likewise.
516 * config/tc-mn10200.c: Likewise.
517 * config/tc-mn10300.c: Likewise.
518 * config/tc-nds32.c: Likewise.
519 * config/tc-riscv.c: Likewise.
520 * config/tc-s12z.c: Likewise.
521 * config/tc-xtensa.c: Likewise.
522 * config/tc-z80.c: Likewise.
523 * read.c: Likewise.
524 * symbols.c: Likewise.
525 * write.c: Likewise.
526
bd0cf5a6
NC
5272020-02-20 Nelson Chu <nelson.chu@sifive.com>
528
54b2aec1
NC
529 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
530 we are assembling instruction with CSR. Call riscv_csr_read_only_check
531 after parsing all arguments.
532 (enum csr_insn_type): New enum is used to classify the CSR instruction.
533 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
534 are used to check if we write a read-only CSR by the CSR instruction.
535 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
536 all CSR for the read-only CSR checking.
537 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
538 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
539 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
540 all CSR instructions for the read-only CSR checking.
541 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
542 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
543
2ca89224
NC
544 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
545 (riscv_opts): Initialize it.
546 (reg_lookup_internal): Check the `riscv_opts.csr_check`
547 before doing the CSR checking.
548 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
549 (md_longopts): Add mcsr-check and mno-csr-check.
550 (md_parse_option): Handle new enum option values.
551 (s_riscv_option): Handle new long options.
552 * doc/c-riscv.texi: Add description for the new .option and assembler
553 options.
554 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
555 the CSR checking.
556 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
557
bd0cf5a6
NC
558 * config/tc-riscv.c (csr_extra_hash): New.
559 (enum riscv_csr_class): New enum. Used to decide
560 whether or not this CSR is legal in the current ISA string.
561 (struct riscv_csr_extra): New structure to hold all extra information
562 of CSR.
563 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
564 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
565 Call hash_reg_name to insert CSR address into reg_names_hash.
566 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
567 Decide whether the CSR is valid according to the csr_extra_hash.
568 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
569 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
570 not a boolean. This is same as riscv_init_csr_hash, so keep the
571 consistent usage.
572 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
573 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
574 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
575 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
576 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
577 f-ext CSR are not allowed.
578 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
579 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
580 source file is `priv-reg.s`, and the ISA is rv64if, so the
581 rv32-only CSR are not allowed.
582 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
583
10a95fcc
AM
5842020-02-21 Alan Modra <amodra@gmail.com>
585
586 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
587 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
588
dda2980f
AM
5892020-02-21 Alan Modra <amodra@gmail.com>
590
591 PR 25569
592 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
593 on section size adjustment, instead perform another write if
594 exec header size is larger than section size.
595
bd3380bc
NC
5962020-02-19 Nelson Chu <nelson.chu@sifive.com>
597
598 * doc/c-riscv.texi: Add the doc entries for -march-attr/
599 -mno-arch-attr command line options.
600
fa164239
JW
6012020-02-19 Nelson Chu <nelson.chu@sifive.com>
602
603 * testsuite/gas/riscv/c-add-addi.d: New testcase.
604 * testsuite/gas/riscv/c-add-addi.s: Likewise.
605
fcaaac0a
SB
6062020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
607
608 PR 25576
609 * config/tc-z80.c (md_parse_option): Do not use an underscore
610 prefix for local labels in SDCC compatability mode.
611 (z80_start_line_hook): Remove SDCC dollar label support.
612 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
613 * testsuite/gas/z80/sdcc.s: Likewise.
614
6152020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
616
617 PR 25517
618 * config/tc-z80.c: Add -march option.
619 * doc/as.texi: Update Z80 documentation.
620 * doc/c-z80.texi: Likewise.
621 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
622 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
623 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
624 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
625 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
626 * testsuite/gas/z80/gbz80_all.d: Likewise.
627 * testsuite/gas/z80/r800_extra.d: Likewise.
628 * testsuite/gas/z80/r800_ii8.d: Likewise.
629 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
630 * testsuite/gas/z80/sdcc.d: Likewise.
631 * testsuite/gas/z80/z180.d: Likewise.
632 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
633 * testsuite/gas/z80/z80_doc.d: Likewise.
634 * testsuite/gas/z80/z80_ii8.d: Likewise.
635 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
636 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
637 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
638 * testsuite/gas/z80/z80_sli.d: Likewise.
639 * testsuite/gas/z80/z80n_all.d: Likewise.
640 * testsuite/gas/z80/z80n_reloc.d: Likewise.
641
a7e12755
L
6422020-02-19 H.J. Lu <hongjiu.lu@intel.com>
643
644 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
645 with GNU_PROPERTY_X86_FEATURE_2_MMX.
646 * testsuite/gas/i386/i386.exp: Run property-3 and
647 x86-64-property-3.
648 * testsuite/gas/i386/property-3.d: New file.
649 * testsuite/gas/i386/property-3.s: Likewise.
650 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
651
272a84b1
L
6522020-02-17 H.J. Lu <hongjiu.lu@intel.com>
653
654 * config/tc-i386.c (cpu_arch): Add .popcnt.
655 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
656 Add a tab before @samp{.sse4a}.
657
c8f8eebc
JB
6582020-02-17 Jan Beulich <jbeulich@suse.com>
659
660 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
661 for AddrPrefixOpReg templates. Combine the two pieces of
662 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
663 mode.
664
eedb0f2c
JB
6652020-02-17 Jan Beulich <jbeulich@suse.com>
666
667 PR gas/14439
668 * config/tc-i386.c (md_assemble): Also suppress operand
669 swapping for MONITOR{,X} and MWAIT{,X}.
670 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
671 Add Intel syntax monitor/mwait tests.
672 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
673 Adjust expectations.
674 *testsuite/gas/i386/sse3-intel.d,
675 testsuite/gas/i386/x86-64-sse3-intel.d: New.
676 * testsuite/gas/i386/i386.exp: Run new tests.
677
b9915cbc
JB
6782020-02-17 Jan Beulich <jbeulich@suse.com>
679
680 PR gas/6518
681 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
682 [XYZ]MMWord memory operand ambiguity recognition logic (largely
683 re-indentation).
684 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
685 cases.
686 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
687 * testsuite/gas/i386/avx512dq-inval.l,
688 testsuite/gas/i386/inval-avx.l,
689 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
690 * testsuite/gas/i386/avx512vl-ambig.s,
691 testsuite/gas/i386/avx512vl-ambig.l: New.
692 * testsuite/gas/i386/i386.exp: Run new test.
693
af5c13b0
L
6942020-02-16 H.J. Lu <hongjiu.lu@intel.com>
695
696 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
697 nosse4.
698 * doc/c-i386.texi: Document sse4a and nosse4a.
699
07d98387
L
7002020-02-14 H.J. Lu <hongjiu.lu@intel.com>
701
702 * doc/c-i386.texi: Remove the old movsx and movzx documentation
703 for AT&T syntax.
704
65fca059
JB
7052020-02-14 Jan Beulich <jbeulich@suse.com>
706
707 PR gas/25438
708 * config/tc-i386.c (md_assemble): Move movsx/movzx special
709 casing ...
710 (process_suffix): ... here. Consider just the first operand
711 initially.
712 (check_long_reg): Drop opcode 0x63 special case again.
713 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
714 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
715 Move ambiguous operand size tests ...
716 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
717 testsuite/gas/i386/noreg64.s: ... here.
718 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
719 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
720 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
721 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
722 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
723 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
724 testsuite/gas/i386/x86-64-movsxd.d,
725 testsuite/gas/i386/x86-64-movsxd-intel.d,
726 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
727 Adjust expectations.
728 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
729 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
730 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
731 * testsuite/gas/i386/i386.exp: Run new tests.
732
b6773884
JB
7332020-02-14 Jan Beulich <jbeulich@suse.com>
734
735 * config/tc-i386.c (process_operands): Also skip segment
736 override prefix emission if it matches an already present one.
737 * testsuite/gas/i386/prefix32.s: Add double segment override
738 cases.
739 * testsuite/gas/i386/prefix32.l: Adjust expectations.
740
92334ad2
JB
7412020-02-14 Jan Beulich <jbeulich@suse.com>
742
743 * config/tc-i386.c (process_operands): Drop ineffectual segment
744 overrides when optimizing.
745 * testsuite/gas/i386/lea-optimize.d: New.
746 * testsuite/gas/i386/i386.exp: Run new test.
747
7482020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB
749
750 * config/tc-i386.c (process_operands): Also check insn prefix
751 for ineffectual segment override warning. Don't cover possible
752 VEX/EVEX encoded insns there.
753 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
754 testsuite/gas/i386/lea.e: New.
755 * testsuite/gas/i386/i386.exp: Run new test.
756
0e6724de
L
7572020-02-14 H.J. Lu <hongjiu.lu@intel.com>
758
759 PR gas/25438
760 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
761 syntax.
762
292676c1
L
7632020-02-13 Fangrui Song <maskray@google.com>
764 H.J. Lu <hongjiu.lu@intel.com>
765
766 PR gas/25551
767 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
768 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
769 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
770 * testsuite/gas/i386/relax-5.d: New file.
771 * testsuite/gas/i386/relax-5.s: Likewise.
772 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
773 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
774
7deea9aa
JB
7752020-02-13 Jan Beulich <jbeulich@suse.com>
776
777 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
778 "nosse4" entry.
779
6c0946d0
JB
7802020-02-12 Jan Beulich <jbeulich@suse.com>
781
782 * config/tc-i386.c (avx512): New (at file scope), moved from
783 (check_VecOperands): ... here.
784 (process_suffix): Add [XYZ]MMword operand size handling.
785 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
786 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
787 tests.
788 * testsuite/gas/i386/avx512dq-inval.l,
789 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
790
5990e377
JB
7912020-02-12 Jan Beulich <jbeulich@suse.com>
792
793 PR gas/24546
794 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
795 code only.
796 * config/tc-i386-intel.c (i386_intel_operand): Also handle
797 CALL/JMP in O_tbyte_ptr case.
798 * doc/c-i386.texi: Mention far call and full pointer load ISA
799 differences.
800 * testsuite/gas/i386/x86-64-branch-3.s,
801 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
802 * testsuite/gas/i386/x86-64-branch-3.d,
803 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
804 * testsuite/gas/i386/x86-64-branch-5.l,
805 testsuite/gas/i386/x86-64-branch-5.s: New.
806 * testsuite/gas/i386/i386.exp: Run new test.
807
9706160a
JB
8082020-02-12 Jan Beulich <jbeulich@suse.com>
809
810 PR gas/25438
811 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
812 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
813 64-bit-only warning.
814 (check_word_reg): Consistently error on mismatching register
815 size and suffix.
816 * testsuite/gas/i386/general.s: Replace dword GPR with word one
817 for movw. Replace suffix / GPR for orb.
818 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
819 byte GPRs as well as ones for inb/outb with a word accumulator.
820 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
821 testsuite/gas/i386/inval.l: Adjust expectations.
822
5de4d9ef
JB
8232020-02-12 Jan Beulich <jbeulich@suse.com>
824
825 * config/tc-i386.c (operand_type_register_match): Also fall
826 through initial two if()-s when the template allows for a GPR
827 operand. Adjust comment.
828
50128d0c
JB
8292020-02-11 Jan Beulich <jbeulich@suse.com>
830
831 (struct _i386_insn): New field "short_form".
832 (optimize_encoding): Drop setting of shortform field.
833 (process_suffix): Set i.short_form. Replace shortform use.
834 (process_operands): Replace shortform use.
835
1ed818b4
MM
8362020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
837
838 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
839 loop initial declaration.
840
5aae9ae9
MM
8412020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
842
843 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
844 instructions that can have 5 arguments.
845 (enum operand_parse_code): Add new operands.
846 (parse_operands): Account for new operands.
847 (S5): New macro.
848 (enum neon_shape_el): Introduce P suffixes for coprocessor.
849 (neon_select_shape): Account for P suffix.
850 (LOW1): Move macro to global position.
851 (HI4): Move macro to global position.
852 (vcx_assign_vec_d): New.
853 (vcx_assign_vec_m): New.
854 (vcx_assign_vec_n): New.
855 (enum vcx_reg_type): New.
856 (vcx_get_reg_type): New.
857 (vcx_size_pos): New.
858 (vcx_vec_pos): New.
859 (vcx_handle_shape): New.
860 (vcx_ensure_register_in_range): New.
861 (vcx_handle_register_arguments): New.
862 (vcx_handle_insn_block): New.
863 (vcx_handle_common_checks): New.
864 (do_vcx1): New.
865 (do_vcx2): New.
866 (do_vcx3): New.
867 * testsuite/gas/arm/cde-missing-fp.d: New test.
868 * testsuite/gas/arm/cde-missing-fp.l: New test.
869 * testsuite/gas/arm/cde-missing-mve.d: New test.
870 * testsuite/gas/arm/cde-missing-mve.l: New test.
871 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
872 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
873 * testsuite/gas/arm/cde-mve.s: New test.
874 * testsuite/gas/arm/cde-warnings.l:
875 * testsuite/gas/arm/cde-warnings.s:
876 * testsuite/gas/arm/cde.d:
877 * testsuite/gas/arm/cde.s:
878
4934a27c
MM
8792020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
880 Matthew Malcomson <matthew.malcomson@arm.com>
881
882 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
883 CDE coprocessor that can be enabled.
884 (enum pred_instruction_type): New pred type.
885 (BAD_NO_VPT): New error message.
886 (BAD_CDE): New error message.
887 (BAD_CDE_COPROC): New error message.
888 (enum operand_parse_code): Add new immediate operands.
889 (parse_operands): Account for new immediate operands.
890 (check_cde_operand): New.
891 (cde_coproc_enabled): New.
892 (cde_coproc_pos): New.
893 (cde_handle_coproc): New.
894 (cxn_handle_predication): New.
895 (do_custom_instruction_1): New.
896 (do_custom_instruction_2): New.
897 (do_custom_instruction_3): New.
898 (do_cx1): New.
899 (do_cx1a): New.
900 (do_cx1d): New.
901 (do_cx1da): New.
902 (do_cx2): New.
903 (do_cx2a): New.
904 (do_cx2d): New.
905 (do_cx2da): New.
906 (do_cx3): New.
907 (do_cx3a): New.
908 (do_cx3d): New.
909 (do_cx3da): New.
910 (handle_pred_state): Define new IT block behaviour.
911 (insns): Add newn CX*{,d}{,a} instructions.
912 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
913 Define new cdecp extension strings.
914 * doc/c-arm.texi: Document new cdecp extension arguments.
915 * testsuite/gas/arm/cde-scalar.d: New test.
916 * testsuite/gas/arm/cde-scalar.s: New test.
917 * testsuite/gas/arm/cde-warnings.d: New test.
918 * testsuite/gas/arm/cde-warnings.l: New test.
919 * testsuite/gas/arm/cde-warnings.s: New test.
920 * testsuite/gas/arm/cde.d: New test.
921 * testsuite/gas/arm/cde.s: New test.
922
4b5aaf5f
L
9232020-02-10 H.J. Lu <hongjiu.lu@intel.com>
924
925 PR gas/25516
926 * config/tc-i386.c (intel64): Renamed to ...
927 (isa64): This.
928 (match_template): Accept Intel64 only instruction by default.
929 (i386_displacement): Updated.
930 (md_parse_option): Updated.
931 * c-i386.texi: Update -mamd64/-mintel64 documentation.
932 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
933 -mamd64 to x86-64-sysenter-amd.
934 * testsuite/gas/i386/x86-64-sysenter.d: New file.
935
33176d91
AM
9362020-02-10 Alan Modra <amodra@gmail.com>
937
938 * config/obj-elf.c (obj_elf_change_section): Error for section
939 type, attr or entsize changes in assembly.
940 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
941 * testsuite/gas/elf/section5.l: Update.
942
82194874
AM
9432020-02-10 Alan Modra <amodra@gmail.com>
944
945 * output-file.c (output_file_close): Do a normal close when
946 flag_always_generate_output.
947 * write.c (write_object_file): Don't stop output when
948 flag_always_generate_output.
949
9fc0b501
SB
9502020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
951
952 PR 25469
953 * config/tc-z80.c: Add -gbz80 command line option to generate code
954 for the GameBoy Z80. Add support for generating DWARF.
955 * config/tc-z80.h: Add support for DWARF debug information
956 generation.
957 * doc/c-z80.texi: Document new command line option.
958 * testsuite/gas/z80/gbz80_all.d: New file.
959 * testsuite/gas/z80/gbz80_all.s: New file.
960 * testsuite/gas/z80/z80.exp: Run the new tests.
961 * testsuite/gas/z80/z80n_all.d: New file.
962 * testsuite/gas/z80/z80n_all.s: New file.
963 * testsuite/gas/z80/z80n_reloc.d: New file.
964
b7d07216
L
9652020-02-06 H.J. Lu <hongjiu.lu@intel.com>
966
967 PR gas/25381
968 * config/obj-elf.c (get_section): Also check
969 linked_to_symbol_name.
970 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
971 (obj_elf_parse_section_letters): Handle the 'o' flag.
972 (build_group_lists): Renamed to ...
973 (build_additional_section_info): This. Set elf_linked_to_section
974 from map_head.linked_to_symbol_name.
975 (elf_adjust_symtab): Updated.
976 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
977 * doc/as.texi: Document the 'o' flag.
978 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
979 * testsuite/gas/elf/section18.d: New file.
980 * testsuite/gas/elf/section18.s: Likewise.
981 * testsuite/gas/elf/section19.d: Likewise.
982 * testsuite/gas/elf/section19.s: Likewise.
983 * testsuite/gas/elf/section20.d: Likewise.
984 * testsuite/gas/elf/section20.s: Likewise.
985 * testsuite/gas/elf/section21.d: Likewise.
986 * testsuite/gas/elf/section21.l: Likewise.
987 * testsuite/gas/elf/section21.s: Likewise.
988
5eb617a7
L
9892020-02-06 H.J. Lu <hongjiu.lu@intel.com>
990
991 * NEWS: Mention x86 assembler options to align branches for
992 binutils 2.34.
993
986ac314
L
9942020-02-06 H.J. Lu <hongjiu.lu@intel.com>
995
996 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
997 only for ELF targets.
998 * testsuite/gas/i386/unique.d: Don't xfail.
999 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1000
19234a6d
AM
10012020-02-06 Alan Modra <amodra@gmail.com>
1002
1003 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
1004 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1005
02e0be69
AM
10062020-02-06 Alan Modra <amodra@gmail.com>
1007
1008 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
1009 xfail, and rename test.
1010 * testsuite/gas/elf/section12b.d: Likewise.
1011 * testsuite/gas/elf/section16a.d: Likewise.
1012 * testsuite/gas/elf/section16b.d: Likewise.
1013
a8c4d40b
L
10142020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1015
1016 PR gas/25380
1017 * config/obj-elf.c (section_match): Removed.
1018 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
1019 section_id.
1020 (obj_elf_change_section): Replace info and group_name arguments
1021 with match_p. Also update the section ID and flags from match_p.
1022 (obj_elf_section): Handle "unique,N". Update call to
1023 obj_elf_change_section.
1024 * config/obj-elf.h (elf_section_match): New.
1025 (obj_elf_change_section): Updated.
1026 * config/tc-arm.c (start_unwind_section): Update call to
1027 obj_elf_change_section.
1028 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
1029 * config/tc-microblaze.c (microblaze_s_data): Likewise.
1030 (microblaze_s_sdata): Likewise.
1031 (microblaze_s_rdata): Likewise.
1032 (microblaze_s_bss): Likewise.
1033 * config/tc-mips.c (s_change_section): Likewise.
1034 * config/tc-msp430.c (msp430_profiler): Likewise.
1035 * config/tc-rx.c (parse_rx_section): Likewise.
1036 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
1037 * doc/as.texi: Document "unique,N" in .section directive.
1038 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
1039 * testsuite/gas/elf/section15.d: New file.
1040 * testsuite/gas/elf/section15.s: Likewise.
1041 * testsuite/gas/elf/section16.s: Likewise.
1042 * testsuite/gas/elf/section16a.d: Likewise.
1043 * testsuite/gas/elf/section16b.d: Likewise.
1044 * testsuite/gas/elf/section17.d: Likewise.
1045 * testsuite/gas/elf/section17.l: Likewise.
1046 * testsuite/gas/elf/section17.s: Likewise.
1047 * testsuite/gas/i386/unique.d: Likewise.
1048 * testsuite/gas/i386/unique.s: Likewise.
1049 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1050 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
1051
575d37ae
L
10522020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1053
1054 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
1055
2384096c
G
10562020-02-01 Anthony Green <green@moxielogic.com>
1057
1058 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
1059
95441c43
SL
10602020-01-31 Sandra Loosemore <sandra@codesourcery.com>
1061
1062 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
1063 %tls_ldo.
1064
d465d695
AV
10652020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
1066
1067 PR gas/25472
1068 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
1069 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
1070 +mve.
1071 * testsuite/gas/arm/mve_dsp.d: New test.
1072
d26cc8a9
NC
10732020-01-31 Nick Clifton <nickc@redhat.com>
1074
1075 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
1076 rather than BFD_RELOC_NONE.
1077
90e9955a
SP
10782020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
1079
1080 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
1081 to support VLDMIA instruction for MVE.
1082 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
1083 instruction for MVE.
1084 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
1085 instruction for MVE.
1086 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
1087 instruction for MVE.
1088 * testsuite/gas/arm/mve-ldst.d: New test.
1089 * testsuite/gas/arm/mve-ldst.s: Likewise.
1090
53943f32
NC
10912020-01-31 Nick Clifton <nickc@redhat.com>
1092
1093 * po/fr.po: Updated French translation.
1094 * po/ru.po: Updated Russian translation.
1095
c3036ed0
RS
10962020-01-31 Richard Sandiford <richard.sandiford@arm.com>
1097
1098 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
1099 .s for the movprfx.
1100 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
1101 * testsuite/gas/aarch64/sve-movprfx_28.d,
1102 * testsuite/gas/aarch64/sve-movprfx_28.l,
1103 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
1104
2ae4c703
JB
11052020-01-30 Jan Beulich <jbeulich@suse.com>
1106
1107 * config/tc-i386.c (output_disp): Tighten base_opcode check.
1108 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
1109 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
1110 Adjust expectations.
1111
bd434cc4
JM
11122020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
1113
1114 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
1115 * testsuite/gas/bpf/alu-be.d: Likewise.
1116 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
1117 * testsuite/gas/bpf/alu32-be.d: Likewise.
1118
aeab2b26
JB
11192020-01-30 Jan Beulich <jbeulich@suse.com>
1120
1121 * testsuite/gas/i386/x86-64-branch-2.s,
1122 testsuite/gas/i386/x86-64-branch-4.s,
1123 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
1124 * testsuite/gas/i386/ilp32/x86-64-branch.d,
1125 testsuite/gas/i386/x86-64-branch-2.d,
1126 testsuite/gas/i386/x86-64-branch-4.l,
1127 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
1128
873494c8
JB
11292020-01-30 Jan Beulich <jbeulich@suse.com>
1130
1131 * config/tc-i386.c (process_suffix): .
1132 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
1133 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
1134 Add LRETQ case.
1135 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
1136 suffix.
1137 testsuite/gas/i386/x86_64.s: Add RETF cases.
1138 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
1139 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
1140 testsuite/gas/i386/x86-64-opcode.d,
1141 testsuite/gas/i386/x86-64-suffix-intel.d,
1142 testsuite/gas/i386/x86-64-suffix.d,
1143 testsuite/gas/i386/x86_64-intel.d
1144 testsuite/gas/i386/x86_64.d: Adjust expectations.
1145 * testsuite/gas/i386/x86-64-suffix.e,
1146 testsuite/gas/i386/x86_64.e: New.
1147
62b3f548
JB
11482020-01-30 Jan Beulich <jbeulich@suse.com>
1149
1150 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
1151 special case.
1152
bc31405e
L
11532020-01-27 H.J. Lu <hongjiu.lu@intel.com>
1154
1155 PR binutils/25445
1156 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
1157 movsxd.
1158 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
1159 differences. Document movslq and movsxd.
1160 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
1161 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
1162 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
1163 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
1164 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
1165 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
1166 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
1167 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
1168 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
1169 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
1170 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
1171
e3696f67
AM
11722020-01-27 Alan Modra <amodra@gmail.com>
1173
1174 * testsuite/gas/all/gas.exp: Replace case statements with switch
1175 statements.
1176 * testsuite/gas/elf/elf.exp: Likewise.
1177 * testsuite/gas/macros/macros.exp: Likewise.
1178 * testsuite/lib/gas-defs.exp: Likewise.
1179
7568c93b
TC
11802020-01-27 Tamar Christina <tamar.christina@arm.com>
1181
1182 PR 25403
1183 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
1184 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
1185
403d1bd9
JW
11862020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
1187
1188 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
1189 s exts must be known, so rename *ok* to *fail*.
1190 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
1191 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
1192 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
1193 above change.
1194 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
1195 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
1196
be4c5e58
L
11972020-01-22 H.J. Lu <hongjiu.lu@intel.com>
1198
1199 PR gas/25438
1200 * config/tc-i386.c (check_long_reg): Always disallow double word
1201 suffix in mnemonic with word general register.
1202 * testsuite/gas/i386/general.s: Replace word general register
1203 with double word general register for movl.
1204 * testsuite/gas/i386/inval.s: Add tests for movl with word general
1205 register.
1206 * testsuite/gas/i386/general.l: Updated.
1207 * testsuite/gas/i386/inval.l: Likewise.
1208
9e7028aa
AM
12092020-01-22 Alan Modra <amodra@gmail.com>
1210
1211 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
1212 __tls_get_addr_desc and __tls_get_addr_opt.
1213
e3ed17f3
JB
12142020-01-21 Jan Beulich <jbeulich@suse.com>
1215
1216 * testsuite/gas/i386/inval-crc32.s,
1217 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
1218 * testsuite/gas/i386/inval-crc32.l,
1219 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
1220
1a035124
JB
12212020-01-21 Jan Beulich <jbeulich@suse.com>
1222
1223 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
1224 generic code path. Deal with No_lSuf being set in a template.
1225 * testsuite/gas/i386/inval-crc32.l,
1226 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
1227 instead of error(s) when operand size is ambiguous.
1228 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1229 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
1230 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
1231 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
1232 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
1233 Adjust expectations.
1234
c006a730
JB
12352020-01-21 Jan Beulich <jbeulich@suse.com>
1236
1237 * config/tc-i386.c (process_suffix): Drop SYSRET special case
1238 and an intel_syntax check. Re-write lack-of-suffix processing
1239 logic.
1240 * doc/c-i386.texi: Document operand size defaults for suffix-
1241 less AT&T syntax insns.
1242 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
1243 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
1244 testsuite/gas/i386/x86-64-avx-scalar.s,
1245 testsuite/gas/i386/x86-64-avx.s,
1246 testsuite/gas/i386/x86-64-bundle.s,
1247 testsuite/gas/i386/x86-64-intel64.s,
1248 testsuite/gas/i386/x86-64-lock-1.s,
1249 testsuite/gas/i386/x86-64-opcode.s,
1250 testsuite/gas/i386/x86-64-sse2avx.s,
1251 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
1252 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
1253 testsuite/gas/i386/x86-64-nops.s,
1254 testsuite/gas/i386/x86-64-ptwrite.s,
1255 testsuite/gas/i386/x86-64-simd.s,
1256 testsuite/gas/i386/x86-64-sse-noavx.s,
1257 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
1258 insns.
1259 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1260 testsuite/gas/i386/noreg64.s: Add further tests.
1261 * testsuite/gas/i386/ilp32/x86-64-nops.d,
1262 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
1263 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
1264 testsuite/gas/i386/sse-noavx.d,
1265 testsuite/gas/i386/x86-64-intel64.d,
1266 testsuite/gas/i386/x86-64-nops.d,
1267 testsuite/gas/i386/x86-64-opcode.d,
1268 testsuite/gas/i386/x86-64-ptwrite-intel.d,
1269 testsuite/gas/i386/x86-64-ptwrite.d,
1270 testsuite/gas/i386/x86-64-simd-intel.d,
1271 testsuite/gas/i386/x86-64-simd-suffix.d,
1272 testsuite/gas/i386/x86-64-simd.d,
1273 testsuite/gas/i386/x86-64-sse-noavx.d
1274 testsuite/gas/i386/x86-64-suffix.d,
1275 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
1276 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
1277 testsuite/gas/i386/noreg64.l: New.
1278 * testsuite/gas/i386/i386.exp: Run new tests.
1279
c906a69a
JB
12802020-01-21 Jan Beulich <jbeulich@suse.com>
1281
1282 * testsuite/gas/i386/avx512_bf16_vl.s,
1283 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
1284 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
1285 broadcast forms of VCVTNEPS2BF16.
1286 * testsuite/gas/i386/avx512_bf16_vl.d,
1287 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
1288
26916852
NC
12892020-01-20 Nick Clifton <nickc@redhat.com>
1290
1291 * po/uk.po: Updated Ukranian translation.
1292
14470f07
L
12932020-01-20 H.J. Lu <hongjiu.lu@intel.com>
1294
1295 PR ld/25416
1296 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
1297 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
1298 x32 object.
1299 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
1300 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
1301 R_X86_64_GOTPC32_TLSDESC relocation.
1302
1b1bb2c6
NC
13032020-01-18 Nick Clifton <nickc@redhat.com>
1304
1305 * configure: Regenerate.
1306 * po/gas.pot: Regenerate.
1307
ae774686
NC
13082020-01-18 Nick Clifton <nickc@redhat.com>
1309
1310 Binutils 2.34 branch created.
1311
42e04b36
L
13122020-01-17 H.J. Lu <hongjiu.lu@intel.com>
1313
1314 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
1315 with vex_encoding_vex.
1316 (parse_insn): Likewise.
1317 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
1318 and {vex3} documentation.
1319 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
1320 {vex}.
1321 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
1322
2da2eaf4
AV
13232020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1324
1325 PR 25376
1326 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
1327 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
1328 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
1329 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
1330 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
1331 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
1332
45a4bb20
JB
13332020-01-16 Jan Beulich <jbeulich@suse.com>
1334
1335 * config/tc-i386.c (match_template): Drop found_cpu_match local
1336 variable.
1337
4814632e
JB
13382020-01-16 Jan Beulich <jbeulich@suse.com>
1339
1340 * testsuite/gas/i386/avx512dq-inval.l,
1341 testsuite/gas/i386/avx512dq-inval.s: New.
1342 * testsuite/gas/i386/i386.exp: Run new test.
1343
131cb553
JL
13442020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
1345
1346 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
1347 relocations when the target is 430X, except when extracting part of an
1348 expression.
1349 (msp430_srcoperand): Adjust comment.
1350 Initialize the expp member of the msp430_operand_s struct as
1351 appropriate.
1352 (msp430_dstoperand): Likewise.
1353 * testsuite/gas/msp430/msp430.exp: Run new test.
1354 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
1355 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
1356
c24d0e8d
AM
13572020-01-15 Alan Modra <amodra@gmail.com>
1358
1359 * configure.tgt: Add sparc-*-freebsd case.
1360
e44925ae
LC
13612020-01-14 Lili Cui <lili.cui@intel.com>
1362
1363 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
1364 * testsuite/gas/i386/align-branch-1b.d: Likewise.
1365 * testsuite/gas/i386/align-branch-1c.d: Likewise.
1366 * testsuite/gas/i386/align-branch-1d.d: Likewise.
1367 * testsuite/gas/i386/align-branch-1e.d: Likewise.
1368 * testsuite/gas/i386/align-branch-1f.d: Likewise.
1369 * testsuite/gas/i386/align-branch-1g.d: Likewise.
1370 * testsuite/gas/i386/align-branch-1h.d: Likewise.
1371 * testsuite/gas/i386/align-branch-1i.d: Likewise.
1372 * testsuite/gas/i386/align-branch-5.d: Likewise.
1373 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
1374 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
1375 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
1376 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
1377 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
1378 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
1379 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
1380 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
1381 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
1382 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
1383 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
1384 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
1385
7a6bf3be
SB
13862020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1387
1388 PR 25377
1389 * config/tc-z80.c: Add support for half precision, single
1390 precision and double precision floating point values.
1391 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1392 * doc/as.texi: Add new z80 command line options.
1393 * doc/c-z80.texi: Document new z80 command line options.
1394 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1395 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1396 * testsuite/gas/z80/z80.exp: Run the new test.
1397 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1398 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1399 * testsuite/gas/z80/strings.d: Update expected output.
1400
82e9597c
MM
14012020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1402
1403 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1404 dependency.
1405
5e4f7e05
CZ
14062020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1407
1408 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1409 the CPU.
1410 * config/tc-arc.h: Add header if/defs.
1411 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1412
febda64f
AM
14132020-01-13 Alan Modra <amodra@gmail.com>
1414
1415 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1416
5496abe1
AM
14172020-01-13 Alan Modra <amodra@gmail.com>
1418
1419 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1420 insertion.
1421
ec4181f2
AM
14222020-01-10 Alan Modra <amodra@gmail.com>
1423
1424 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1425 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1426
40c75bc8
SB
14272020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1428
1429 PR 25224
1430 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1431 opcode byte values.
1432 (emit_ld_r_r): Likewise.
1433 (emit_ld_rr_m): Likewise.
1434 (emit_ld_rr_nn): Likewise.
1435
72aea328
JB
14362020-01-09 Jan Beulich <jbeulich@suse.com>
1437
1438 * config/tc-i386.c (optimize_encoding): Add
1439 is_any_vex_encoding() invocations. Drop respective
1440 i.tm.extension_opcode == None checks.
1441
3f93af61
JB
14422020-01-09 Jan Beulich <jbeulich@suse.com>
1443
1444 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1445 REX transformations. Correct comment indentation.
1446
7697afb6
JB
14472020-01-09 Jan Beulich <jbeulich@suse.com>
1448
1449 * config/tc-i386.c (optimize_encoding): Generalize register
1450 transformation for TEST optimization.
1451
d835a58b
JB
14522020-01-09 Jan Beulich <jbeulich@suse.com>
1453
1454 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1455 testsuite/gas/i386/x86-64-sysenter-amd.d,
1456 testsuite/gas/i386/x86-64-sysenter-amd.l,
1457 testsuite/gas/i386/x86-64-sysenter-intel.d,
1458 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1459 * testsuite/gas/i386/i386.exp: Run new tests.
1460
915808f6
NC
14612020-01-08 Nick Clifton <nickc@redhat.com>
1462
1463 PR 25284
1464 * doc/as.texi (Align): Document the fact that all arguments can be
1465 omitted.
1466 (Balign): Likewise.
1467 (P2align): Likewise.
1468
f1f28025
NC
14692020-01-08 Nick Clifton <nickc@redhat.com>
1470
1471 PR 14891
1472 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1473 already defined as a different symbol type.
1474 * testsuite/gas/elf/pr14891.s: New test source file.
1475 * testsuite/gas/elf/pr14891.d: New test driver.
1476 * testsuite/gas/elf/pr14891.s: New test expected error output.
1477 * testsuite/gas/elf/elf.exp: Run the new test.
1478
030a2e78
AM
14792020-01-08 Alan Modra <amodra@gmail.com>
1480
1481 * config/tc-z8k.c (md_begin): Make idx unsigned.
1482 (get_specific): Likewise for this_index.
1483
2a1ebfb2
CZ
14842020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1485
1486 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1487 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1488 (md_operand): Set X_md to absent.
1489 (arc_parse_name): Check for X_md.
1490
16d87673
SB
14912020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1492
1493 PR 25311
1494 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1495 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1496 NO_STRING_ESCAPES.
1497 * read.c (next_char_of_string): Likewise.
1498 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1499 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1500
a2322019
NC
15012020-01-03 Nick Clifton <nickc@redhat.com>
1502
1503 * po/sv.po: Updated Swedish translation.
1504
5437a02a
JB
15052020-01-03 Jan Beulich <jbeulich@suse.com>
1506
1507 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1508 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1509
567dfba2
JB
15102020-01-03 Jan Beulich <jbeulich@suse.com>
1511
1512 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1513 by-element usdot. Add 64-bit form tests for by-element sudot.
1514 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1515
8c45011a
JB
15162020-01-03 Jan Beulich <jbeulich@suse.com>
1517
1518 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1519 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1520
f4950f76
JB
15212020-01-03 Jan Beulich <jbeulich@suse.com>
1522
1523 * testsuite/gas/aarch64/f64mm.d,
1524 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1525
6655dba2
SB
15262020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1527
1528 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1529 support for assembler code generated by SDCC. Add new relocation
1530 types. Add z80-elf target support.
1531 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1532 labels. Local labels starts from ".L".
1533 * NEWS: Mention the new support.
1534 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1535 * testsuite/gas/all/fwdexp.s: Likewise.
1536 * testsuite/gas/all/cond.l: Likewise.
1537 * testsuite/gas/all/cond.s: Likewise.
1538 * testsuite/gas/all/fwdexp.d: Likewise.
1539 * testsuite/gas/all/fwdexp.s: Likewise.
1540 * testsuite/gas/elf/section2.e-mips: Likewise.
1541 * testsuite/gas/elf/section2.l: Likewise.
1542 * testsuite/gas/elf/section2.s: Likewise.
1543 * testsuite/gas/macros/app1.d: Likewise.
1544 * testsuite/gas/macros/app1.s: Likewise.
1545 * testsuite/gas/macros/app2.d: Likewise.
1546 * testsuite/gas/macros/app2.s: Likewise.
1547 * testsuite/gas/macros/app3.d: Likewise.
1548 * testsuite/gas/macros/app3.s: Likewise.
1549 * testsuite/gas/macros/app4.d: Likewise.
1550 * testsuite/gas/macros/app4.s: Likewise.
1551 * testsuite/gas/macros/app4b.s: Likewise.
1552 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1553 * testsuite/gas/z80/z80.exp: Add new tests
1554 * testsuite/gas/z80/dollar.d: New file.
1555 * testsuite/gas/z80/dollar.s: New file.
1556 * testsuite/gas/z80/ez80_adl_all.d: New file.
1557 * testsuite/gas/z80/ez80_adl_all.s: New file.
1558 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1559 * testsuite/gas/z80/ez80_isuf.s: New file.
1560 * testsuite/gas/z80/ez80_z80_all.d: New file.
1561 * testsuite/gas/z80/ez80_z80_all.s: New file.
1562 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1563 * testsuite/gas/z80/r800_extra.d: New file.
1564 * testsuite/gas/z80/r800_extra.s: New file.
1565 * testsuite/gas/z80/r800_ii8.d: New file.
1566 * testsuite/gas/z80/r800_z80_doc.d: New file.
1567 * testsuite/gas/z80/z180.d: New file.
1568 * testsuite/gas/z80/z180.s: New file.
1569 * testsuite/gas/z80/z180_z80_doc.d: New file.
1570 * testsuite/gas/z80/z80_doc.d: New file.
1571 * testsuite/gas/z80/z80_doc.s: New file.
1572 * testsuite/gas/z80/z80_ii8.d: New file.
1573 * testsuite/gas/z80/z80_ii8.s: New file.
1574 * testsuite/gas/z80/z80_in_f_c.d: New file.
1575 * testsuite/gas/z80/z80_in_f_c.s: New file.
1576 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1577 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1578 * testsuite/gas/z80/z80_out_c_0.d: New file.
1579 * testsuite/gas/z80/z80_out_c_0.s: New file.
1580 * testsuite/gas/z80/z80_reloc.d: New file.
1581 * testsuite/gas/z80/z80_reloc.s: New file.
1582 * testsuite/gas/z80/z80_sli.d: New file.
1583 * testsuite/gas/z80/z80_sli.s: New file.
1584
a65b5de6
SN
15852020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1586
1587 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1588 REGLIST_RN.
1589
b14ce8bf
AM
15902020-01-01 Alan Modra <amodra@gmail.com>
1591
1592 Update year range in copyright notice of all files.
1593
0b114740 1594For older changes see ChangeLog-2019
3499769a 1595\f
0b114740 1596Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM
1597
1598Copying and distribution of this file, with or without modification,
1599are permitted in any medium without royalty provided the copyright
1600notice and this notice are preserved.
1601
1602Local Variables:
1603mode: change-log
1604left-margin: 8
1605fill-column: 74
1606version-control: never
1607End:
This page took 0.369153 seconds and 4 git commands to generate.