projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bfd/
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
ec651a3b
AM		 12006-04-06 Alan Modra <amodra@bigpond.net.au>
2
3 * frags.c (frag_offset_fixed_p): Reinitialise offset before
4 second scan.
5
910600e9
RS		 62006-04-05 Richard Sandiford <richard@codesourcery.com>
7 Daniel Jacobowitz <dan@codesourcery.com>
8
9 * config/tc-sparc.c (sparc_target_format): Handle TE_VXWORKS.
10 (GOTT_BASE, GOTT_INDEX): New.
11 (tc_gen_reloc): Don't alter relocations against GOTT_BASE and
12 GOTT_INDEX when generating VxWorks PIC.
13 * configure.tgt (sparc*-*-vxworks*): Remove this special case;
14 use the generic *-*-vxworks* stanza instead.
15
99630778
AM		 162006-04-04 Alan Modra <amodra@bigpond.net.au>
17
18 PR 997
19 * frags.c (frag_offset_fixed_p): New function.
20 * frags.h (frag_offset_fixed_p): Declare.
21 * expr.c (expr): Use frag_offset_fixed_p when simplifying subtraction.
22 (resolve_expression): Likewise.
23
a02728c8
BW		 242006-04-03 Sterling Augustine <sterling@tensilica.com>
25
26 * config/tc-xtensa.c (init_op_placement_info_table): Check for formats
27 of the same length but different numbers of slots.
28
9dfde49d
AS		 292006-03-30 Andreas Schwab <schwab@suse.de>
30
31 * configure.in: Fix help string for --enable-targets option.
32 * configure: Regenerate.
33
2da12c60
NS		 342006-03-28 Nathan Sidwell <nathan@codesourcery.com>
35
6d89cc8f
NS		 36 * gas/config/tc-m68k.c (find_cf_chip): Merge into ...
37 (m68k_ip): ... here. Use for all chips. Protect against buffer
38 overrun and avoid excessive copying.
39
2da12c60
NS		 40 * config/tc-m68k.c (m68000_control_regs, m68010_control_regs,
41 m68020_control_regs, m68040_control_regs, m68060_control_regs,
42 mcf_control_regs, mcf5208_control_regs, mcf5213_control_regs,
43 mcf5329_control_regs, mcf5249_control_regs, mcf528x_control_regs,
44 mcfv4e_control_regs, m68010_control_regs): Rename and reorder to ...
45 (m68000_ctrl, m68010_ctrl, m68020_ctrl, m68040_ctrl, m68060_ctrl,
46 mcf_ctrl, mcf5208_ctrl, mcf5213_ctrl, mcf5235_ctrl, mcf5249_ctrl,
47 mcf5216_ctrl, mcf5250_ctrl, mcf5271_ctrl, mcf5272_ctrl,
48 mcf5282_ctrl, mcfv4e_ctrl): ... these.
49 (mcf5275_ctrl, mcf5329_ctrl, mcf5373_ctrl): New.
50 (struct m68k_cpu): Change chip field to control_regs.
51 (current_chip): Remove.
52 (control_regs): New.
53 (m68k_archs, m68k_extensions): Adjust.
54 (m68k_cpus): Reorder to be in cpu number order. Adjust.
55 (CPU_ALLOW_MC, CPU_ALLOW_NEGATION): Remove.
56 (find_cf_chip): Reimplement for new organization of cpu table.
57 (select_control_regs): Remove.
58 (mri_chip): Adjust.
59 (struct save_opts): Save control regs, not chip.
60 (s_save, s_restore): Adjust.
61 (m68k_lookup_cpu): Give deprecated warning when necessary.
62 (m68k_init_arch): Adjust.
63 (md_show_usage): Adjust for new cpu table organization.
64
1ac4baed
BS		 652006-03-25 Bernd Schmidt <bernd.schmidt@analog.com>
66
67 * config/bfin-defs.h (Expr_Node_Type enum): Add Expr_Node_GOT_Reloc.
68 * config/bfin-lex.l: Recognize GOT17M4 and FUNCDESC_GOT17M4.
69 * config/bfin-parse.y: Include "libbfd.h", "elf/common.h" and
70 "elf/bfin.h".
71 (GOT17M4, FUNCDESC_GOT17M4): New tokens of type <value>.
72 (any_gotrel): New rule.
73 (got): Use it, and create Expr_Node_GOT_Reloc nodes.
74 * config/tc-bfin.c: Include "libbfd.h", "elf/common.h" and
75 "elf/bfin.h".
76 (DEFAULT_FLAGS, bfin_flags, bfin_pic_flag): New.
77 (bfin_pic_ptr): New function.
78 (md_pseudo_table): Add it for ".picptr".
79 (OPTION_FDPIC): New macro.
80 (md_longopts): Add -mfdpic.
81 (md_parse_option): Handle it.
82 (md_begin): Set BFD flags.
83 (md_apply_fix3, bfin_fix_adjustable): Handle new relocs.
84 (bfin_gen_ldstidxi): Adjust to match the trees that the parser gives
85 us for GOT relocs.
86 * Makefile.am (bfin-parse.o): Update dependencies.
87 (DEPTC_bfin_elf): Likewise.
88 * Makefile.in: Regenerate.
89
a9d34880
RS		 902006-03-25 Richard Sandiford <richard@codesourcery.com>
91
92 * config/tc-m68k.c (m68k_cpus): Change cpu_cf5208 entries to use
93 mcfemac instead of mcfmac.
94
0a44bf69
RS		 952006-03-22 Richard Sandiford <richard@codesourcery.com>
96 Daniel Jacobowitz <dan@codesourcery.com>
97 Phil Edwards <phil@codesourcery.com>
98 Zack Weinberg <zack@codesourcery.com>
99 Mark Mitchell <mark@codesourcery.com>
100 Nathan Sidwell <nathan@codesourcery.com>
101
102 * config/tc-mips.c (mips_target_format): Handle vxworks targets.
103 (md_begin): Complain about -G being used for PIC. Don't change
104 the text, data and bss alignments on VxWorks.
105 (reloc_needs_lo_p): Don't return true for R_MIPS_GOT16 when
106 generating VxWorks PIC.
107 (load_address): Extend SVR4_PIC handling to VXWORKS_PIC.
108 (macro): Likewise, but do not treat la $25 specially for
109 VxWorks PIC, and do not handle jal.
110 (OPTION_MVXWORKS_PIC): New macro.
111 (md_longopts): Add -mvxworks-pic.
112 (md_parse_option): Don't complain about using PIC and -G together here.
113 Handle OPTION_MVXWORKS_PIC.
114 (md_estimate_size_before_relax): Always use the first relaxation
115 sequence on VxWorks.
116 * config/tc-mips.h (VXWORKS_PIC): New.
117
080eb7fe
PB		 1182006-03-21 Paul Brook <paul@codesourcery.com>
119
120 * config/tc-arm.c (md_apply_fix): Fix typo in offset mask.
121
03aaa593
BW		 1222006-03-21 Sterling Augustine <sterling@tensilica.com>
123
124 * config/tc-xtensa.c (enforce_three_byte_loop_align): New flag.
125 (xtensa_setup_hw_workarounds): Set this new flag for older hardware.
126 (get_loop_align_size): New.
127 (xtensa_end): Skip xtensa_mark_narrow_branches when not aligning.
128 (xtensa_mark_zcl_first_insns): Prevent widening of first loop frag.
129 (get_text_align_power): Rewrite to handle inputs in the range 2-8.
130 (get_noop_aligned_address): Use get_loop_align_size.
131 (get_aligned_diff): Likewise.
132
3e94bf1a
PB		 1332006-03-21 Paul Brook <paul@codesourcery.com>
134
135 * config/tc-arm.c (insns): Correct opcodes for ldrbt and strbt.
136
dfa9f0d5
PB		 1372006-03-20 Paul Brook <paul@codesourcery.com>
138
139 * config/tc-arm.c (BAD_BRANCH, BAD_NOT_IT): Define.
140 (do_t_branch): Encode branches inside IT blocks as unconditional.
141 (do_t_cps): New function.
142 (do_t_blx, do_t_bkpt, do_t_branch23, do_t_bx, do_t_bxj, do_t_cpsi,
143 do_t_czb, do_t_it, do_t_setend, do_t_tb): Add IT constaints.
144 (opcode_lookup): Allow conditional suffixes on all instructions in
145 Thumb mode.
146 (md_assemble): Advance condexec state before checking for errors.
147 (insns): Use do_t_cps.
148
6e1cb1a6
PB		 1492006-03-20 Paul Brook <paul@codesourcery.com>
150
151 * config/tc-arm.c (output_relax_insn): Call dwarf2_emit_insn before
152 outputting the insn.
153
0a966e2d
JBG		 1542006-03-18 Jan-Benedict Glaw <jbglaw@lug-owl.de>
155
156 * config/tc-vax.c: Update copyright year.
157 * config/tc-vax.h: Likewise.
158
a49fcc17
JBG		 1592006-03-18 Jan-Benedict Glaw <jbglaw@lug-owl.de>
160
161 * config/tc-vax.c (md_chars_to_number): Used only locally, so
162 make it static.
163 * config/tc-vax.h (md_chars_to_number): Remove obsolete declaration.
164
f5208ef2
PB		 1652006-03-17 Paul Brook <paul@codesourcery.com>
166
167 * config/tc-arm.c (insns): Add ldm and stm.
168
cb4c78d6
BE		 1692006-03-17 Ben Elliston <bje@au.ibm.com>
170
171 PR gas/2446
172 * doc/as.texinfo (Ident): Document this directive more thoroughly.
173
c16d2bf0
PB		 1742006-03-16 Paul Brook <paul@codesourcery.com>
175
176 * config/tc-arm.c (insns): Add "svc".
177
80ca4e2c
BW		 1782006-03-13 Bob Wilson <bob.wilson@acm.org>
179
180 * config/tc-xtensa.c (xg_translate_sysreg_op): Remove has_underbar
181 flag and avoid double underscore prefixes.
182
3a4a14e9
PB		 1832006-03-10 Paul Brook <paul@codesourcery.com>
184
185 * config/tc-arm.c (md_begin): Handle EABIv5.
186 (arm_eabis): Add EF_ARM_EABI_VER5.
187 * doc/c-arm.texi: Document -meabi=5.
188
518051dc
BE		 1892006-03-10 Ben Elliston <bje@au.ibm.com>
190
191 * app.c (do_scrub_chars): Simplify string handling.
192
00a97672
RS		 1932006-03-07 Richard Sandiford <richard@codesourcery.com>
194 Daniel Jacobowitz <dan@codesourcery.com>
195 Zack Weinberg <zack@codesourcery.com>
196 Nathan Sidwell <nathan@codesourcery.com>
197 Paul Brook <paul@codesourcery.com>
198 Ricardo Anguiano <anguiano@codesourcery.com>
199 Phil Edwards <phil@codesourcery.com>
200
201 * config/tc-arm.c (md_apply_fix): Install a value of zero into a
202 BFD_RELOC_ARM_OFFSET_IMM field if we're going to generate a RELA
203 R_ARM_ABS12 reloc.
204 (tc_gen_reloc): Keep the original fx_offset for RELA pc-relative
205 relocs, but adjust by md_pcrel_from_section. Create R_ARM_ABS12
206 relocations for BFD_RELOC_ARM_OFFSET_IMM on RELA targets.
207
b29757dc
BW		 2082006-03-06 Bob Wilson <bob.wilson@acm.org>
209
210 * config/tc-xtensa.c (xtensa_post_relax_hook): Generate literal tables
211 even when using the text-section-literals option.
212
0b2e31dc
NS		 2132006-03-06 Nathan Sidwell <nathan@codesourcery.com>
214
215 * config/tc-m68k.c (m68k_extensions): Allow 'float' on both m68k
216 and cf.
217 (m68k_ip): <case 'J'> Check we have some control regs.
218 (md_parse_option): Allow raw arch switch.
219 (m68k_init_arch): Better detection of arch/cpu mismatch. Detect
220 whether 68881 or cfloat was meant by -mfloat.
221 (md_show_usage): Adjust extension display.
222 (m68k_elf_final_processing): Adjust.
223
df406460
NC		 2242006-03-03 Bjoern Haase <bjoern.m.haase@web.de>
225
226 * config/tc-avr.c (avr_mod_hash_value): New function.
227 (md_apply_fix, exp_mod): Use BFD_RELOC_HH8_LDI and
228 BFD_RELOC_MS8_LDI for hlo8() and hhi8()
229 (md_begin): Set linkrelax variable to 1, use avr_mod_hash_value
230 instead of int avr_ldi_expression: use avr_mod_hash_value instead
231 of (int).
232 (tc_gen_reloc): Handle substractions of symbols, if possible do
233 fixups, abort otherwise.
234 * config/tc-avr.h (TC_LINKRELAX_FIXUP, TC_VALIDATE_FIX,
235 tc_fix_adjustable): Define.
236
53022e4a
JW		 2372006-03-02 James E Wilson <wilson@specifix.com>
238
239 * config/tc-ia64.c (emit_one_bundle): For IA64_OPCODE_LAST, if we
240 change the template, then clear md.slot[curr].end_of_insn_group.
241
9f6f925e
JB		 2422006-02-28 Jan Beulich <jbeulich@novell.com>
243
244 * macro.c (get_any_string): Don't insert quotes for <>-quoted input.
245
0e31b3e1
JB		 2462006-02-28 Jan Beulich <jbeulich@novell.com>
247
248 PR/1070
249 * macro.c (getstring): Don't treat parentheses special anymore.
250 (get_any_string): Don't consider '(' and ')' as quoting anymore.
251 Special-case '(', ')', '[', and ']' when dealing with non-quoting
252 characters.
253
10cd14b4
AM		 2542006-02-28 Mat <mat@csail.mit.edu>
255
256 * dwarf2dbg.c (get_filenum): Don't inadvertently decrease files_in_use.
257
63752a75
JJ		 2582006-02-27 Jakub Jelinek <jakub@redhat.com>
259
260 * dw2gencfi.c (struct fde_entry, struct cie_entry): Add signal_frame
261 field.
262 (CFI_signal_frame): Define.
263 (cfi_pseudo_table): Add .cfi_signal_frame.
264 (dot_cfi): Handle CFI_signal_frame.
265 (output_cie): Handle cie->signal_frame.
266 (select_cie_for_fde): Don't share CIE if signal_frame flag is
267 different. Copy signal_frame from FDE to newly created CIE.
268 * doc/as.texinfo: Document .cfi_signal_frame.
269
f7d9e5c3
CD		 2702006-02-27 Carlos O'Donell <carlos@codesourcery.com>
271
272 * doc/Makefile.am: Add html target.
273 * doc/Makefile.in: Regenerate.
274 * po/Make-in: Add html target.
275
331d2d0d
L		 2762006-02-27 H.J. Lu <hongjiu.lu@intel.com>
277
8502d882 278 * config/tc-i386.c (output_insn): Support Intel Merom New
331d2d0d
L		 279 Instructions.
280
8502d882 281 * config/tc-i386.h (CpuMNI): New.
331d2d0d
L		 282 (CpuUnknownFlags): Add CpuMNI.
283
10156f83
DM		 2842006-02-24 David S. Miller <davem@sunset.davemloft.net>
285
286 * config/tc-sparc.c (priv_reg_table): Add entry for "gl".
287 (hpriv_reg_table): New table for hyperprivileged registers.
288 (sparc_ip): New cases '$' and '%' for wrhpr/rdhpr hyperprivileged
289 register encoding.
290
6772dd07
DD		 2912006-02-24 DJ Delorie <dj@redhat.com>
292
293 * config/tc-m32c.h (md_apply_fix): Define to m32c_apply_fix.
294 (tc_gen_reloc): Don't define.
295 * config/tc-m32c.c (rl_for, relaxable): New convenience macros.
296 (OPTION_LINKRELAX): New.
297 (md_longopts): Add it.
298 (m32c_relax): New.
299 (md_parse_options): Set it.
300 (md_assemble): Emit relaxation relocs as needed.
301 (md_convert_frag): Emit relaxation relocs as needed.
302 (md_cgen_lookup_reloc): Add LAB_8_8 and LAB_8_16.
303 (m32c_apply_fix): New.
304 (tc_gen_reloc): New.
305 (m32c_force_relocation): Force out jump relocs when relaxing.
306 (m32c_fix_adjustable): Return false if relaxing.
307
62b3e311
PB		 3082006-02-24 Paul Brook <paul@codesourcery.com>
309
310 * config/arm/tc-arm.c (arm_ext_v6_notm, arm_ext_div, arm_ext_v7,
311 arm_ext_v7a, arm_ext_v7r, arm_ext_v7m): New variables.
312 (struct asm_barrier_opt): Define.
313 (arm_v7m_psr_hsh, arm_barrier_opt_hsh): New variables.
314 (parse_psr): Accept V7M psr names.
315 (parse_barrier): New function.
316 (enum operand_parse_code): Add OP_oBARRIER.
317 (parse_operands): Implement OP_oBARRIER.
318 (do_barrier): New function.
319 (do_dbg, do_pli, do_t_barrier, do_t_dbg, do_t_div): New functions.
320 (do_t_cpsi): Add V7M restrictions.
321 (do_t_mrs, do_t_msr): Validate V7M variants.
322 (md_assemble): Check for NULL variants.
323 (v7m_psrs, barrier_opt_names): New tables.
324 (insns): Add V7 instructions. Mark V6 instructions absent from V7M.
325 (md_begin): Initialize arm_v7m_psr_hsh and arm_barrier_opt_hsh.
326 (arm_cpu_option_table): Add Cortex-M3, R4 and A8.
327 (arm_arch_option_table): Add armv7, armv7a, armv7r and armv7m.
328 (struct cpu_arch_ver_table): Define.
329 (cpu_arch_ver): New.
330 (aeabi_set_public_attributes): Use cpu_arch_ver. Set
331 Tag_CPU_arch_profile.
332 * doc/c-arm.texi: Document new cpu and arch options.
333
59cf82fe
L		 3342006-02-23 H.J. Lu <hongjiu.lu@intel.com>
335
336 * config/tc-ia64.c (operand_match): Handle IA64_OPND_IMMU5b.
337
19a7219f
L		 3382006-02-23 H.J. Lu <hongjiu.lu@intel.com>
339
340 * config/tc-ia64.c: Update copyright years.
341
7f3dfb9c
L		 3422006-02-22 H.J. Lu <hongjiu.lu@intel.com>
343
344 * config/tc-ia64.c (specify_resource): Add the rule 17 from
345 SDM 2.2.
346
f40d1643
PB		 3472005-02-22 Paul Brook <paul@codesourcery.com>
348
349 * config/tc-arm.c (do_pld): Remove incorrect write to
350 inst.instruction.
351 (encode_thumb32_addr_mode): Use correct operand.
352
216d22bc
PB		 3532006-02-21 Paul Brook <paul@codesourcery.com>
354
355 * config/tc-arm.c (md_apply_fix): Fix off-by-one errors.
356
d70c5fc7
NC		 3572006-02-17 Shrirang Khisti <shrirangk@kpitcummins.com>
358 Anil Paranjape <anilp1@kpitcummins.com>
359 Shilin Shakti <shilins@kpitcummins.com>
360
361 * Makefile.am: Add xc16x related entry.
362 * Makefile.in: Regenerate.
363 * configure.in: Added xc16x related entry.
364 * configure: Regenerate.
365 * config/tc-xc16x.h: New file
366 * config/tc-xc16x.c: New file
367 * doc/c-xc16x.texi: New file for xc16x
368 * doc/all.texi: Entry for xc16x
369 * doc/Makefile.texi: Added c-xc16x.texi
370 * NEWS: Announce the support for the new target.
371
aaa2ab3d
NH		 3722006-02-16 Nick Hudson <nick.hudson@dsl.pipex.com>
373
374 * configure.tgt: set emulation for mips-*-netbsd*
375
82de001f
JJ		 3762006-02-14 Jakub Jelinek <jakub@redhat.com>
377
378 * config.in: Rebuilt.
379
431ad2d0
BW		 3802006-02-13 Bob Wilson <bob.wilson@acm.org>
381
382 * config/tc-xtensa.c (xg_add_opcode_fix): Number operands starting
383 from 1, not 0, in error messages.
384 (md_assemble): Simplify special-case check for ENTRY instructions.
385 (tinsn_has_invalid_symbolic_operands): Do not include opcode and
386 operand in error message.
387
94089a50
JM		 3882006-02-13 Joseph S. Myers <joseph@codesourcery.com>
389
390 * configure.tgt (arm-*-linux-gnueabi*): Change to
391 arm-*-linux-*eabi*.
392
52de4c06
NC		 3932006-02-10 Nick Clifton <nickc@redhat.com>
394
70e45ad9
NC		 395 * config/tc-crx.c (check_range): Ensure that the sign bit of a
396 32-bit value is propagated into the upper bits of a 64-bit long.
397
52de4c06
NC		 398 * config/tc-arc.c (init_opcode_tables): Fix cast.
399 (arc_extoper, md_operand): Likewise.
400
21af2bbd
BW		 4012006-02-09 David Heine <dlheine@tensilica.com>
402
403 * config/tc-xtensa.c (xg_assembly_relax): Increment steps_taken for
404 each relaxation step.
405
75a706fc
L		 4062006-02-09 Eric Botcazou <ebotcazou@libertysurf.fr>
407
408 * configure.in (CHECK_DECLS): Add vsnprintf.
409 * configure: Regenerate.
410 * messages.c (errno.h, stdarg.h, varargs.h, va_list): Do not
411 include/declare here, but...
412 * as.h: Move code detecting VARARGS idiom to the top.
413 (errno.h, stdarg.h, varargs.h, va_list): ...here.
414 (vsnprintf): Declare if not already declared.
415
0d474464
L		 4162006-02-08 H.J. Lu <hongjiu.lu@intel.com>
417
418 * as.c (close_output_file): New.
419 (main): Register close_output_file with xatexit before
420 dump_statistics. Don't call output_file_close.
421
266abb8f
NS		 4222006-02-07 Nathan Sidwell <nathan@codesourcery.com>
423
424 * config/tc-m68k.c (mcf5208_control_regs, mcf5213_control_regs,
425 mcf5329_control_regs): New.
426 (not_current_architecture, selected_arch, selected_cpu): New.
427 (m68k_archs, m68k_extensions): New.
428 (archs): Renamed to ...
429 (m68k_cpus): ... here. Adjust.
430 (n_arches): Remove.
431 (md_pseudo_table): Add arch and cpu directives.
432 (find_cf_chip, m68k_ip): Adjust table scanning.
433 (no_68851, no_68881): Remove.
434 (md_assemble): Lazily initialize.
435 (select_control_regs): Adjust cpu names. Add 5208, 5213, 5329.
436 (md_init_after_args): Move functionality to m68k_init_arch.
437 (mri_chip): Adjust table scanning.
438 (md_parse_option): Reimplement 'm' processing to add -march & -mcpu
439 options with saner parsing.
440 (m68k_lookup_cpu, m68k_set_arch, m68k_set_cpu, m68k_set_extension,
441 m68k_init_arch): New.
442 (s_m68k_cpu, s_m68k_arch): New.
443 (md_show_usage): Adjust.
444 (m68k_elf_final_processing): Set CF EF flags.
445 * config/tc-m68k.h (m68k_init_after_args): Remove.
446 (tc_init_after_args): Remove.
447 * doc/c-m68k.texi (M68K-Opts): Document -march, -mcpu options.
448 (M68k-Directives): Document .arch and .cpu directives.
449
134dcee5
AM		 4502006-02-05 Arnold Metselaar <arnold.metselaar@planet.nl>
451
452 * config/tc-z80.c (z80_start_line_hook): allow .equ and .defl as
453 synonyms for equ and defl.
454 (z80_cons_fix_new): New function.
455 (emit_byte): Disallow relative jumps to absolute locations.
456 (emit_data): Only handle defb, prototype changed, because defb is
457 now handled as pseudo-op rather than an instruction.
458 (instab): Entries for defb,defw,db,dw moved from here...
459 (md_pseudo_table): ... to here, use generic cons() for defw,dw.
460 Add entries for def24,def32,d24,d32.
461 (md_assemble): Improved error handling.
462 (md_apply_fix): New case BFD_RELOC_24, set fixP->fx_no_overflow to one.
463 * config/tc-z80.h (TC_CONS_FIX_NEW): Define.
464 (z80_cons_fix_new): Declare.
465 * doc/c-z80.texi (defb, db): Mention warning on overflow.
466 (def24,d24,def32,d32): New pseudo-ops.
467
a9931606
PB		 4682006-02-02 Paul Brook <paul@codesourcery.com>
469
470 * config/tc-arm.c (do_shift): Remove Thumb-1 constraint.
471
ef8d22e6
PB		 4722005-02-02 Paul Brook <paul@codesourcery.com>
473
474 * config/tc-arm.c (T2_OPCODE_MASK, T2_DATA_OP_SHIFT, T2_OPCODE_AND,
475 T2_OPCODE_BIC, T2_OPCODE_ORR, T2_OPCODE_ORN, T2_OPCODE_EOR,
476 T2_OPCODE_ADD, T2_OPCODE_ADC, T2_OPCODE_SBC, T2_OPCODE_SUB,
477 T2_OPCODE_RSB): Define.
478 (thumb32_negate_data_op): New function.
479 (md_apply_fix): Use it.
480
e7da6241
BW		 4812006-01-31 Bob Wilson <bob.wilson@acm.org>
482
483 * config/xtensa-istack.h (TInsn): Remove record_fix and sub_symbol
484 fields.
485 * config/tc-xtensa.h (xtensa_frag_type): Remove slot_sub_symbols field.
486 * config/tc-xtensa.c (md_apply_fix): Check for unexpected uses of
487 subtracted symbols.
488 (relaxation_requirements): Add pfinish_frag argument and use it to
489 replace setting tinsn->record_fix fields.
490 (xg_assemble_vliw_tokens): Adjust calls to relaxation_requirements
491 and vinsn_to_insnbuf. Remove references to record_fix and
492 slot_sub_symbols fields.
493 (xtensa_mark_narrow_branches): Delete unused code.
494 (is_narrow_branch_guaranteed_in_range): Handle expr that is not just
495 a symbol.
496 (convert_frag_immed): Adjust vinsn_to_insnbuf call and do not set
497 record_fix fields.
498 (tinsn_immed_from_frag): Remove code for handling slot_sub_symbols.
499 (vinsn_to_insnbuf): Change use of record_fixup argument, replacing use
500 of the record_fix field. Simplify error messages for unexpected
501 symbolic operands.
502 (set_expr_symbol_offset_diff): Delete.
503
79134647
PB		 5042006-01-31 Paul Brook <paul@codesourcery.com>
505
506 * config/tc-arm.c (arm_reg_parse): Check if reg is non-NULL.
507
e74cfd16
PB		 5082006-01-31 Paul Brook <paul@codesourcery.com>
509 Richard Earnshaw <rearnsha@arm.com>
510
511 * config/tc-arm.c: Use arm_feature_set.
512 (arm_ext_*, arm_arch_full, arm_arch_t2, arm_arch_none,
513 arm_cext_iwmmxt, arm_cext_xscale, arm_cext_maverick, fpu_fpa_ext_v1,
514 fpu_fpa_ext_v2, fpu_vfp_ext_v1xd, fpu_vfp_ext_v1, fpu_vfp_ext_v2):
515 New variables.
516 (insns): Use them.
517 (md_atof, opcode_select, opcode_select, md_assemble, md_assemble,
518 md_begin, arm_parse_extension, arm_parse_cpu, arm_parse_arch,
519 arm_parse_fpu, arm_parse_float_abi, aeabi_set_public_attributes,
520 s_arm_cpu, s_arm_arch, s_arm_fpu): Use macros for accessing CPU
521 feature flags.
522 (arm_legacy_option_table, arm_option_cpu_value_table): New types.
523 (arm_opts): Move old cpu/arch options from here...
524 (arm_legacy_opts): ... to here.
525 (md_parse_option): Search arm_legacy_opts.
526 (arm_cpus, arm_archs, arm_extensions, arm_fpus)
527 (arm_float_abis, arm_eabis): Make const.
528
d47d412e
BW		 5292006-01-25 Bob Wilson <bob.wilson@acm.org>
530
531 * config/tc-xtensa.c (md_apply_fix): Set value to zero for PLT relocs.
532
b14273fe
JZ		 5332006-01-21 Jie Zhang <jie.zhang@analog.com>
534
535 * config/bfin-parse.y (asm_1): Check value range for 16 bit immediate
536 in load immediate intruction.
537
39cd1c76
JZ		 5382006-01-21 Jie Zhang <jie.zhang@analog.com>
539
540 * config/bfin-parse.y (value_match): Use correct conversion
541 specifications in template string for __FILE__ and __LINE__.
542 (binary): Ditto.
543 (unary): Ditto.
544
67a4f2b7
AO		 5452006-01-18 Alexandre Oliva <aoliva@redhat.com>
546
547 Introduce TLS descriptors for i386 and x86_64.
548 * config/tc-i386.c (tc_i386_fix_adjustable): Handle
549 BFD_RELOC_386_TLS_GOTDESC, BFD_RELOC_386_TLS_DESC_CALL,
550 BFD_RELOC_X86_64_GOTPC32_TLSDESC, BFD_RELOC_X86_64_TLSDESC_CALL.
551 (optimize_disp): Emit fix up for BFD_RELOC_386_TLS_DESC_CALL and
552 BFD_RELOC_X86_64_TLSDESC_CALL immediately, and clear the
553 displacement bits.
554 (build_modrm_byte): Set up zero modrm for TLS desc calls.
555 (lex_got): Handle @tlsdesc and @tlscall.
556 (md_apply_fix, tc_gen_reloc): Handle the new relocations.
557
8ad7c533
NC		 5582006-01-11 Nick Clifton <nickc@redhat.com>
559
560 Fixes for building on 64-bit hosts:
561 * config/tc-avr.c (mod_index): New union to allow conversion
562 between pointers and integers.
563 (md_begin, avr_ldi_expression): Use it.
564 * config/tc-i370.c (md_assemble): Add cast for argument to print
565 statement.
566 * config/tc-tic54x.c (subsym_substitute): Likewise.
567 * config/tc-mn10200.c (md_assemble): Use a union to convert the
568 opindex field of fr_cgen structure into a pointer so that it can
569 be stored in a frag.
570 * config/tc-mn10300.c (md_assemble): Likewise.
571 * config/tc-frv.c (frv_debug_tomcat): Use %p to print pointer
572 types.
573 * config/tc-v850.c: Replace uses of (int) casts with correct
574 types.
575
4dcb3903
L		 5762006-01-09 H.J. Lu <hongjiu.lu@intel.com>
577
578 PR gas/2117
579 * symbols.c (snapshot_symbol): Don't change a defined symbol.
580
e0f6ea40
HPN		 5812006-01-03 Hans-Peter Nilsson <hp@bitrange.com>
582
583 PR gas/2101
584 * config/tc-mmix.c (mmix_handle_mmixal): Don't treat #[0-9][FB] as
585 a local-label reference.
586
e88d958a 587For older changes see ChangeLog-2005
08d56133
NC		 588\f
589Local Variables:
590mode: change-log
591left-margin: 8
592fill-column: 74
593version-control: never
594End:
GDB Binutils - Deliverables
This page took 0.270938 seconds and 4 git commands to generate.