Update readline/README to mention patchlevel
[deliverable/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
96a84ea3 2
bbd19b19
L
3* X86 NaCl target support is removed.
4
6914be53
L
5* Extend .symver directive to update visibility of the original symbol
6 and assign one original symbol to different versioned symbols.
7
6e0e8b45
L
8* Add support for Intel SERIALIZE and TSXLDTRK instructions.
9
9e8f1c90
L
10* Add -mlfence-after-load=, -mlfence-before-indirect-branch= and
11 -mlfence-before-ret= options to x86 assembler to help mitigate
12 CVE-2020-0551.
13
5496f3c6
NC
14* Add --gdwarf-5 option to the assembler to generate DWARF 5 debug output
15 (if such output is being generated). Added the ability to generate
16 version 5 .debug_line sections.
17
251dae91
TC
18* Add -mbig-obj support to i386 MingW targets.
19
ae774686
NC
20Changes in 2.34:
21
5eb617a7
L
22* Add -malign-branch-boundary=NUM, -malign-branch=TYPE[+TYPE...],
23 -malign-branch-prefix-size=NUM and -mbranches-within-32B-boundaries
24 options to x86 assembler to align branches within a fixed boundary
25 with segment prefixes or NOPs.
26
6655dba2
SB
27* Add support for Zilog eZ80 and Zilog Z180 CPUs.
28
29* Add support for z80-elf target.
30
31* Add support for relocation of each byte or word of multibyte value to Z80
32 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
33 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
34
35* Add SDCC support for Z80 targets.
36
60391a25
PB
37Changes in 2.33:
38
7738ddb4
MM
39* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
40 instructions.
41
42* Add support for the Arm Transactional Memory Extension (TME)
43 instructions.
44
514bbb0f
AV
45* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
46 instructions.
47
b20d3859
BW
48* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
49 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
50 time option to set the default behavior. Set the default if the configure
51 option is not used to "no".
6f2117ba 52
546053ac
DZ
53* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
54 processors.
55
56* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
57 Cortex-A76AE, and Cortex-A77 processors.
58
b20d3859
BW
59* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
60 floating point literals. Add .float16_format directive and
61 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
62 encoding.
63
66f8b2cb
AB
64* Add --gdwarf-cie-version command line flag. This allows control over which
65 version of DWARF CIE the assembler creates.
66
f974f26c
NC
67Changes in 2.32:
68
03751133
L
69* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
70 VEX.W-ignored (WIG) VEX instructions.
71
b4a3a7b4
L
72* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
73 notes. Add a --enable-x86-used-note configure time option to set the
74 default behavior. Set the default if the configure option is not used
75 to "no".
76
a693765e
CX
77* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
78
bdc6c06e
CX
79* Add support for the MIPS Loongson EXTensions (EXT) instructions.
80
716c08de
CX
81* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
82
b8891f8d
AJ
83* Add support for the C-SKY processor series.
84
8095d2f7
CX
85* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
86 ASE.
87
719d8288
NC
88Changes in 2.31:
89
fc6141f0
NC
90* The ADR and ADRL pseudo-instructions supported by the ARM assembler
91 now only set the bottom bit of the address of thumb function symbols
92 if the -mthumb-interwork command line option is active.
93
6f20c942
FS
94* Add support for the MIPS Global INValidate (GINV) ASE.
95
730c3174
SE
96* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
97
7b4ae824
JD
98* Add support for the Freescale S12Z architecture.
99
0df8ad28
NC
100* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
101 Build Attribute notes if none are present in the input sources. Add a
102 --enable-generate-build-notes=[yes|no] configure time option to set the
103 default behaviour. Set the default if the configure option is not used
104 to "no".
105
bd5dea88
L
106* Remove -mold-gcc command-line option for x86 targets.
107
b6f8c7c4
L
108* Add -O[2|s] command-line options to x86 assembler to enable alternate
109 shorter instruction encoding.
110
8f065d3b 111* Add support for .nops directive. It is currently supported only for
62a02d25
L
112 x86 targets.
113
9176ac5b
NC
114Changes in 2.30:
115
ba8826a8
AO
116* Add support for loaction views in DWARF debug line information.
117
55a09eb6
TG
118Changes in 2.29:
119
a91e1603
L
120* Add support for ELF SHF_GNU_MBIND.
121
f96bd6c2
PC
122* Add support for the WebAssembly file format and wasm32 ELF conversion.
123
7e0de605 124* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
125 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
126 that the registers are invalid.
7e0de605 127
93f11b16
DD
128* Add support for the Texas Instruments PRU processor.
129
0cda1e19
TP
130* Support for the ARMv8-R architecture and Cortex-R52 processor has been
131 added to the ARM port.
ced40572 132
9703a4ef
TG
133Changes in 2.28:
134
e23eba97
NC
135* Add support for the RISC-V architecture.
136
b19ea8d2 137* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 138
96a84ea3
TG
139Changes in 2.27:
140
4e3e1fdf
L
141* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
142
2edb36e7
NC
143* Add --no-pad-sections to stop the assembler from padding the end of output
144 sections up to their alignment boundary.
145
15afaa63
TP
146* Support for the ARMv8-M architecture has been added to the ARM port. Support
147 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
148 port.
149
f36e33da
CZ
150* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
151 .extCoreRegister pseudo-ops that allow an user to define custom
152 instructions, conditional codes, auxiliary and core registers.
153
b8871f35
L
154* Add a configure option --enable-elf-stt-common to decide whether ELF
155 assembler should generate common symbols with the STT_COMMON type by
156 default. Default to no.
157
a05a5b64 158* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
159 whether to generate common symbols with the STT_COMMON type.
160
9fb71ee4
NC
161* Add ability to set section flags and types via numeric values for ELF
162 based targets.
81c23f82 163
0cb4071e
L
164* Add a configure option --enable-x86-relax-relocations to decide whether
165 x86 assembler should generate relax relocations by default. Default to
166 yes, except for x86 Solaris targets older than Solaris 12.
167
a05a5b64 168* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
169 whether to generate relax relocations.
170
a05a5b64 171* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
172 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
173
4670103e
CZ
174* Add assembly-time relaxation option for ARC cpus.
175
9004b6bd
AB
176* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
177 cpu type to be adjusted at configure time.
178
7feec526
TG
179Changes in 2.26:
180
edeefb67
L
181* Add a configure option --enable-compressed-debug-sections={all,gas} to
182 decide whether DWARF debug sections should be compressed by default.
e12fe555 183
886a2506
NC
184* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
185 assembler support for Argonaut RISC architectures.
186
d02603dc
NC
187* Symbol and label names can now be enclosed in double quotes (") which allows
188 them to contain characters that are not part of valid symbol names in high
189 level languages.
190
f33026a9
MW
191* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
192 previous spelling, -march=armv6zk, is still accepted.
193
88f0ea34
MW
194* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
195 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
196 extensions has also been added to the Aarch64 port.
197
a5932920
MW
198* Support for the ARMv8.1 architecture has been added to the ARM port. Support
199 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
200 been added to the ARM port.
201
ea556d25
L
202* Extend --compress-debug-sections option to support
203 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
204 targets.
205
0d2b51ad
L
206* --compress-debug-sections is turned on for Linux/x86 by default.
207
c50415e2
TG
208Changes in 2.25:
209
f36e8886
BS
210* Add support for the AVR Tiny microcontrollers.
211
73589c9d
CS
212* Replace support for openrisc and or32 with support for or1k.
213
2e6976a8 214* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 215 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 216
35c08157
KLC
217* Add support for the Andes NDS32.
218
58ca03a2
TG
219Changes in 2.24:
220
13761a11
NC
221* Add support for the Texas Instruments MSP430X processor.
222
a05a5b64 223* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
224 generation of DWARF .debug_line sections.
225
36591ba1
SL
226* Add support for Altera Nios II.
227
a3c62988
NC
228* Add support for the Imagination Technologies Meta processor.
229
5bf135a7
NC
230* Add support for the v850e3v5.
231
e8044f35
RS
232* Remove assembler support for MIPS ECOFF targets.
233
af18cb59
TG
234Changes in 2.23:
235
da2bb560
NC
236* Add support for the 64-bit ARM architecture: AArch64.
237
6927f982
NC
238* Add support for S12X processor.
239
b9c361e0
JL
240* Add support for the VLE extension to the PowerPC architecture.
241
f6c1a2d5
NC
242* Add support for the Freescale XGATE architecture.
243
fa94de6b
RM
244* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
245 directives. These are currently available only for x86 and ARM targets.
246
99c513f6
DD
247* Add support for the Renesas RL78 architecture.
248
cfb8c092
NC
249* Add support for the Adapteva EPIPHANY architecture.
250
fe13e45b 251* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 252
a7142d94
TG
253Changes in 2.22:
254
69f56ae1 255* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 256
90b3661c 257Changes in 2.21:
44f45767 258
5fec8599
L
259* Gas no longer requires doubling of ampersands in macros.
260
40b36596
JM
261* Add support for the TMS320C6000 (TI C6X) processor family.
262
31907d5e
DK
263* GAS now understands an extended syntax in the .section directive flags
264 for COFF targets that allows the section's alignment to be specified. This
265 feature has also been backported to the 2.20 release series, starting with
266 2.20.1.
267
c7927a3c
NC
268* Add support for the Renesas RX processor.
269
a05a5b64 270* New command-line option, --compress-debug-sections, which requests
700c4060
CC
271 compression of DWARF debug information sections in the relocatable output
272 file. Compressed debug sections are supported by readelf, objdump, and
273 gold, but not currently by Gnu ld.
274
81c23f82
TG
275Changes in 2.20:
276
1cd986c5
NC
277* Added support for v850e2 and v850e2v3.
278
3e7a7d11
NC
279* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
280 pseudo op. It marks the symbol as being globally unique in the entire
281 process.
282
c921be7d
NC
283* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
284 in binary rather than text.
6e33da12 285
c1711530
DK
286* Add support for common symbol alignment to PE formats.
287
92846e72
CC
288* Add support for the new discriminator column in the DWARF line table,
289 with a discriminator operand for the .loc directive.
290
c3b7224a
NC
291* Add support for Sunplus score architecture.
292
d8045f23
NC
293* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
294 indicate that if the symbol is the target of a relocation, its value should
295 not be use. Instead the function should be invoked and its result used as
296 the value.
fa94de6b 297
84e94c90
NC
298* Add support for Lattice Mico32 (lm32) architecture.
299
fa94de6b 300* Add support for Xilinx MicroBlaze architecture.
caa03924 301
6e33da12
TG
302Changes in 2.19:
303
4f6d9c90
DJ
304* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
305 tables without runtime relocation.
306
a05a5b64 307* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
308 adds compatibility with H'00 style hex constants.
309
a05a5b64 310* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
311 targets.
312
a05a5b64 313* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
314 generate a listing output. The 'g' sub-option will insert into the listing
315 various information about the assembly, such as assembler version, the
a05a5b64 316 command-line options used, and a time stamp.
83f10cb2 317
a05a5b64 318* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
319 instructions with VEX prefix.
320
f1f8f695 321* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 322
a05a5b64 323* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
324 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
325 -mnaked-reg and -mold-gcc, for x86 targets.
326
38a57ae7
NC
327* Support for generating wide character strings has been added via the new
328 pseudo ops: .string16, .string32 and .string64.
329
85f10a01
MM
330* Support for SSE5 has been added to the i386 port.
331
7c3d153f
NC
332Changes in 2.18:
333
ec2655a6
NC
334* The GAS sources are now released under the GPLv3.
335
3d3d428f
NC
336* Support for the National Semiconductor CR16 target has been added.
337
3f9ce309
AM
338* Added gas .reloc pseudo. This is a low-level interface for creating
339 relocations.
340
99ad8390
NC
341* Add support for x86_64 PE+ target.
342
1c0d3aa6 343* Add support for Score target.
83518699 344
ec2655a6
NC
345Changes in 2.17:
346
d70c5fc7
NC
347* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
348
08333dc4
NS
349* Support for ms2 architecture has been added.
350
b7b8fb1d
NC
351* Support for the Z80 processor family has been added.
352
3e8a519c
MM
353* Add support for the "@<file>" syntax to the command line, so that extra
354 switches can be read from <file>.
355
a05a5b64 356* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
357 if enabled, will allow register names to be optionally prefixed with a $
358 character. This allows register names to be distinguished from label names.
fa94de6b 359
6eaeac8a
JB
360* Macros with a variable number of arguments are now supported. See the
361 documentation for how this works.
362
4bdd3565
NC
363* Added --reduce-memory-overheads switch to reduce the size of the hash
364 tables used, at the expense of longer assembly times, and
365 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
366
5e75c3ab
JB
367* Macro names and macro parameter names can now be any identifier that would
368 also be legal as a symbol elsewhere. For macro parameter names, this is
369 known to cause problems in certain sources when the respective target uses
370 characters inconsistently, and thus macro parameter references may no longer
371 be recognized as such (see the documentation for details).
fa94de6b 372
d2c5f73e
NC
373* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
374 for the VAX target in order to be more compatible with the VAX MACRO
375 assembler.
376
a05a5b64 377* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 378
957d91c1
NC
379Changes in 2.16:
380
fffeaa5f
JB
381* Redefinition of macros now results in an error.
382
a05a5b64 383* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 384
a05a5b64 385* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
386 targets.
387
f1dab70d
JB
388* The IA64 port now uses automatic dependency violation removal as its default
389 mode.
390
7499d566
NC
391* Port to MAXQ processor contributed by HCL Tech.
392
7ed4c4c5
NC
393* Added support for generating unwind tables for ARM ELF targets.
394
a05a5b64 395* Add a -g command-line option to generate debug information in the target's
329e276d
NC
396 preferred debug format.
397
1fe1f39c
NC
398* Support for the crx-elf target added.
399
1a320fbb 400* Support for the sh-symbianelf target added.
1fe1f39c 401
0503b355
BF
402* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
403 on pe[i]-i386; required for this target's DWARF 2 support.
404
6b6e92f4
NC
405* Support for Motorola MCF521x/5249/547x/548x added.
406
fd99574b
NC
407* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
408 instrucitons.
409
a05a5b64 410* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 411
a05a5b64 412* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
413 added to enter (and leave) alternate macro syntax mode.
414
0477af35
NC
415Changes in 2.15:
416
7a7f4e42
CD
417* The MIPS -membedded-pic option (Embedded-PIC code generation) is
418 deprecated and will be removed in a future release.
419
6edf0760
NC
420* Added PIC m32r Linux (ELF) and support to M32R assembler.
421
09d92015
MM
422* Added support for ARM V6.
423
88da98f3
MS
424* Added support for sh4a and variants.
425
eb764db8
NC
426* Support for Renesas M32R2 added.
427
88da98f3
MS
428* Limited support for Mapping Symbols as specified in the ARM ELF
429 specification has been added to the arm assembler.
ed769ec1 430
0bbf2aa4
NC
431* On ARM architectures, added a new gas directive ".unreq" that undoes
432 definitions created by ".req".
433
3e602632
NC
434* Support for Motorola ColdFire MCF528x added.
435
05da4302
NC
436* Added --gstabs+ switch to enable the generation of STABS debug format
437 information with GNU extensions.
fa94de6b 438
6a265366
CD
439* Added support for MIPS64 Release 2.
440
8ad30312
NC
441* Added support for v850e1.
442
12b55ccc
L
443* Added -n switch for x86 assembler. By default, x86 GAS replaces
444 multiple nop instructions used for alignment within code sections
445 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
446 switch disables the optimization.
447
78849248
ILT
448* Removed -n option from MIPS assembler. It was not useful, and confused the
449 existing -non_shared option.
450
43c58ae6
CD
451Changes in 2.14:
452
69be0a2b
CD
453* Added support for MIPS32 Release 2.
454
e8fd7476
NC
455* Added support for Xtensa architecture.
456
e16bb312
NC
457* Support for Intel's iWMMXt processor (an ARM variant) added.
458
cce4814f
NC
459* An assembler test generator has been contributed and an example file that
460 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 461
5177500f
NC
462* Support for SH2E added.
463
fea17916
NC
464* GASP has now been removed.
465
004d9caf
NC
466* Support for Texas Instruments TMS320C4x and TMS320C3x series of
467 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 468
a40cbfa3
NC
469* Support for the Ubicom IP2xxx microcontroller added.
470
2cbb2eef
NC
471Changes in 2.13:
472
a40cbfa3
NC
473* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
474 and FR500 included.
0ebb9a87 475
a40cbfa3 476* Support for DLX processor added.
52216602 477
a40cbfa3
NC
478* GASP has now been deprecated and will be removed in a future release. Use
479 the macro facilities in GAS instead.
3f965e60 480
a40cbfa3
NC
481* GASP now correctly parses floating point numbers. Unless the base is
482 explicitly specified, they are interpreted as decimal numbers regardless of
483 the currently specified base.
1ac57253 484
9a66911f
NC
485Changes in 2.12:
486
a40cbfa3 487* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 488
a40cbfa3 489* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 490
fa94de6b
RM
491* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
492 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
493 target processor has been deprecated, but is still accepted for
494 compatibility.
03b1477f 495
a40cbfa3
NC
496* Support for the VFP floating-point instruction set has been added to
497 the ARM assembler.
252b5132 498
a40cbfa3
NC
499* New psuedo op: .incbin to include a set of binary data at a given point
500 in the assembly. Contributed by Anders Norlander.
7e005732 501
a40cbfa3
NC
502* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
503 but still works for compatability.
ec68c924 504
fa94de6b 505* The MIPS assembler no longer issues a warning by default when it
a05a5b64 506 generates a nop instruction from a macro. The new command-line option
a40cbfa3 507 -n will turn on the warning.
63486801 508
2dac7317
JW
509Changes in 2.11:
510
500800ca
NC
511* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
512
a40cbfa3 513* x86 gas now supports the full Pentium4 instruction set.
a167610d 514
a40cbfa3 515* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 516
a40cbfa3 517* Support for Motorola 68HC11 and 68HC12.
df86943d 518
a40cbfa3 519* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 520
a40cbfa3 521* Support for IA-64.
2dac7317 522
a40cbfa3 523* Support for i860, by Jason Eckhardt.
22b36938 524
a40cbfa3 525* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 526
a40cbfa3 527* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 528
a05a5b64 529* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
530 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
531 translating various deprecated floating point instructions.
a38cf1db 532
252b5132
RH
533Changes in 2.10:
534
a40cbfa3
NC
535* Support for the ARM msr instruction was changed to only allow an immediate
536 operand when altering the flags field.
d14442f4 537
a40cbfa3 538* Support for ATMEL AVR.
adde6300 539
a40cbfa3 540* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 541
a40cbfa3 542* Support for numbers with suffixes.
3fd9f047 543
a40cbfa3 544* Added support for breaking to the end of repeat loops.
6a6987a9 545
a40cbfa3 546* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 547
a40cbfa3 548* New .elseif pseudo-op added.
3fd9f047 549
a40cbfa3 550* New --fatal-warnings option.
1f776aa5 551
a40cbfa3 552* picoJava architecture support added.
252b5132 553
a40cbfa3 554* Motorola MCore 210 processor support added.
041dd5a9 555
fa94de6b 556* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 557 assembly programs with intel syntax.
252b5132 558
a40cbfa3 559* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 560
a40cbfa3 561* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 562
a40cbfa3 563* Full 16-bit mode support for i386.
252b5132 564
fa94de6b 565* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
566 produce errors or warnings on incorrect assembly code that previous versions
567 of gas accepted. If you get unexpected messages from code that worked with
568 older versions of gas, please double check the code before reporting a bug.
252b5132 569
a40cbfa3 570* Weak symbol support added for COFF targets.
252b5132 571
a40cbfa3 572* Mitsubishi D30V support added.
252b5132 573
a40cbfa3 574* Texas Instruments c80 (tms320c80) support added.
252b5132 575
a40cbfa3 576* i960 ELF support added.
bedf545c 577
a40cbfa3 578* ARM ELF support added.
a057431b 579
252b5132
RH
580Changes in 2.9:
581
a40cbfa3 582* Texas Instruments c30 (tms320c30) support added.
252b5132 583
fa94de6b 584* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 585 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 586
a40cbfa3 587* Added --gstabs option to generate stabs debugging information.
252b5132 588
fa94de6b 589* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 590 listing.
252b5132 591
a40cbfa3 592* Added -MD option to print dependencies.
252b5132
RH
593
594Changes in 2.8:
595
a40cbfa3 596* BeOS support added.
252b5132 597
a40cbfa3 598* MIPS16 support added.
252b5132 599
a40cbfa3 600* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 601
a40cbfa3 602* Alpha/VMS support added.
252b5132 603
a40cbfa3
NC
604* m68k options --base-size-default-16, --base-size-default-32,
605 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 606
a40cbfa3
NC
607* The alignment directives now take an optional third argument, which is the
608 maximum number of bytes to skip. If doing the alignment would require
609 skipping more than the given number of bytes, the alignment is not done at
610 all.
252b5132 611
a40cbfa3 612* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 613
a40cbfa3
NC
614* The -a option takes a new suboption, c (e.g., -alc), to skip false
615 conditionals in listings.
252b5132 616
a40cbfa3
NC
617* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
618 the symbol is already defined.
252b5132
RH
619
620Changes in 2.7:
621
a40cbfa3
NC
622* The PowerPC assembler now allows the use of symbolic register names (r0,
623 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
624 can be used any time. PowerPC 860 move to/from SPR instructions have been
625 added.
252b5132 626
a40cbfa3 627* Alpha Linux (ELF) support added.
252b5132 628
a40cbfa3 629* PowerPC ELF support added.
252b5132 630
a40cbfa3 631* m68k Linux (ELF) support added.
252b5132 632
a40cbfa3 633* i960 Hx/Jx support added.
252b5132 634
a40cbfa3 635* i386/PowerPC gnu-win32 support added.
252b5132 636
a40cbfa3
NC
637* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
638 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 639 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 640 target=i386-unknown-sco3.2v5elf.
252b5132 641
a40cbfa3 642* m88k-motorola-sysv3* support added.
252b5132
RH
643
644Changes in 2.6:
645
a40cbfa3 646* Gas now directly supports macros, without requiring GASP.
252b5132 647
a40cbfa3
NC
648* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
649 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
650 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 651
a40cbfa3 652* Added --defsym SYM=VALUE option.
252b5132 653
a40cbfa3 654* Added -mips4 support to MIPS assembler.
252b5132 655
a40cbfa3 656* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
657
658Changes in 2.4:
659
a40cbfa3 660* Converted this directory to use an autoconf-generated configure script.
252b5132 661
a40cbfa3 662* ARM support, from Richard Earnshaw.
252b5132 663
a40cbfa3
NC
664* Updated VMS support, from Pat Rankin, including considerably improved
665 debugging support.
252b5132 666
a40cbfa3 667* Support for the control registers in the 68060.
252b5132 668
a40cbfa3 669* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
670 provide for possible future gcc changes, for targets where gas provides some
671 features not available in the native assembler. If the native assembler is
a40cbfa3 672 used, it should become obvious pretty quickly what the problem is.
252b5132 673
a40cbfa3 674* Usage message is available with "--help".
252b5132 675
fa94de6b 676* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 677 also, but didn't get into the NEWS file.)
252b5132 678
a40cbfa3 679* Weak symbol support for a.out.
252b5132 680
fa94de6b 681* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 682 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 683
a40cbfa3
NC
684* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
685 Paul Kranenburg.
252b5132 686
a40cbfa3
NC
687* Improved Alpha support. Immediate constants can have a much larger range
688 now. Support for the 21164 has been contributed by Digital.
252b5132 689
a40cbfa3 690* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
691
692Changes in 2.3:
693
a40cbfa3 694* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 695
a40cbfa3 696* RS/6000 and PowerPC support by Ian Taylor.
252b5132 697
a40cbfa3
NC
698* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
699 based on mail received from various people. The `-h#' option should work
700 again too.
252b5132 701
a40cbfa3 702* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 703 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
704 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
705 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
706 in the "dist" directory.
252b5132 707
a40cbfa3
NC
708* Vax support in gas fixed for BSD, so it builds and seems to run a couple
709 simple tests okay. I haven't put it through extensive testing. (GNU make is
710 currently required for BSD 4.3 builds.)
252b5132 711
fa94de6b 712* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
713 based on code donated by CMU, which used an a.out-based format. I'm afraid
714 the alpha-a.out support is pretty badly mangled, and much of it removed;
715 making it work will require rewriting it as BFD support for the format anyways.
252b5132 716
a40cbfa3 717* Irix 5 support.
252b5132 718
fa94de6b 719* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 720 couple different versions of expect and dejagnu.
252b5132 721
fa94de6b
RM
722* Symbols' values are now handled internally as expressions, permitting more
723 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
724 handling have also changed, and simple constant pool management has been
725 added, to make the Alpha port easier.
252b5132 726
a40cbfa3
NC
727* New option "--statistics" for printing out program run times. This is
728 intended to be used with the gcc "-Q" option, which prints out times spent in
729 various phases of compilation. (You should be able to get all of them
730 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
731
732Changes in 2.2:
733
a40cbfa3 734* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 735
fa94de6b
RM
736* Configurations that are still in development (and therefore are convenient to
737 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
738 gas/Makefile.in, so people not doing development work shouldn't get the
739 impression that support for such configurations is actually believed to be
740 reliable.
252b5132 741
fa94de6b 742* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
743 displayed. This should prevent some confusion about the source of occasional
744 messages about "internal errors".
252b5132 745
fa94de6b 746* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 747 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 748
a40cbfa3
NC
749* Symbol values are maintained as expressions instead of being immediately
750 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
751 more complex calculations involving symbols whose values are not alreadey
752 known.
252b5132 753
a40cbfa3 754* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
755 If any stabs directives are seen in the source, GAS will create two new
756 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
757 section is nearly identical to the a.out symbol format, and .stabstr is
758 its string table. For this to be useful, you must have configured GCC
759 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
760 that can use the stab sections (4.11 or later).
252b5132 761
fa94de6b 762* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 763 support is in progress.
252b5132
RH
764
765Changes in 2.1:
766
fa94de6b 767* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 768 incorporated, but not well tested yet.
252b5132 769
fa94de6b 770* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 771 with gcc now.
252b5132 772
a40cbfa3
NC
773* Some minor adjustments to add (Convergent Technologies') Miniframe support,
774 suggested by Ronald Cole.
252b5132 775
a40cbfa3
NC
776* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
777 includes improved ELF support, which I've started adapting for SPARC Solaris
778 2.x. Integration isn't completely, so it probably won't work.
252b5132 779
a40cbfa3 780* HP9000/300 support, donated by HP, has been merged in.
252b5132 781
a40cbfa3 782* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 783
a40cbfa3 784* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 785
a40cbfa3 786* Test suite framework is starting to become reasonable.
252b5132
RH
787
788Changes in 2.0:
789
a40cbfa3 790* Mostly bug fixes.
252b5132 791
a40cbfa3 792* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
793
794Changes in 1.94:
795
a40cbfa3
NC
796* BFD merge is partly done. Adventurous souls may try giving configure the
797 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
798 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
799 or "solaris". (ELF isn't really supported yet. It needs work. I've got
800 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
801 fully merged yet.)
252b5132 802
a40cbfa3
NC
803* The 68K opcode table has been split in half. It should now compile under gcc
804 without consuming ridiculous amounts of memory.
252b5132 805
a40cbfa3
NC
806* A couple data structures have been reduced in size. This should result in
807 saving a little bit of space at runtime.
252b5132 808
a40cbfa3
NC
809* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
810 code provided ROSE format support, which I haven't merged in yet. (I can
811 make it available, if anyone wants to try it out.) Ralph's code, for BSD
812 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
813 coming.
252b5132 814
a40cbfa3 815* Support for the Hitachi H8/500 has been added.
252b5132 816
a40cbfa3
NC
817* VMS host and target support should be working now, thanks chiefly to Eric
818 Youngdale.
252b5132
RH
819
820Changes in 1.93.01:
821
a40cbfa3 822* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 823
a40cbfa3 824* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 825
a40cbfa3
NC
826* For m68k, "%" is now accepted before register names. For COFF format, which
827 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
828 can be distinguished from the register.
252b5132 829
a40cbfa3
NC
830* Last public release was 1.38. Lots of configuration changes since then, lots
831 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
832
833\f
b3adc24a 834Copyright (C) 2012-2020 Free Software Foundation, Inc.
5bf135a7
NC
835
836Copying and distribution of this file, with or without modification,
837are permitted in any medium without royalty provided the copyright
838notice and this notice are preserved.
839
252b5132
RH
840Local variables:
841fill-column: 79
842End:
This page took 0.906662 seconds and 4 git commands to generate.