Commit | Line | Data |
---|---|---|
252b5132 | 1 | /* tc-i386.h -- Header file for tc-i386.c |
f7e42eb4 NC |
2 | Copyright 1989, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, |
3 | 2001 | |
4 | Free Software Foundation, Inc. | |
252b5132 RH |
5 | |
6 | This file is part of GAS, the GNU Assembler. | |
7 | ||
8 | GAS is free software; you can redistribute it and/or modify | |
9 | it under the terms of the GNU General Public License as published by | |
10 | the Free Software Foundation; either version 2, or (at your option) | |
11 | any later version. | |
12 | ||
13 | GAS is distributed in the hope that it will be useful, | |
14 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | GNU General Public License for more details. | |
17 | ||
18 | You should have received a copy of the GNU General Public License | |
19 | along with GAS; see the file COPYING. If not, write to the Free | |
20 | Software Foundation, 59 Temple Place - Suite 330, Boston, MA | |
21 | 02111-1307, USA. */ | |
22 | ||
23 | #ifndef TC_I386 | |
24 | #define TC_I386 1 | |
25 | ||
26 | #ifdef ANSI_PROTOTYPES | |
27 | struct fix; | |
28 | #endif | |
29 | ||
30 | #define TARGET_BYTES_BIG_ENDIAN 0 | |
31 | ||
32 | #ifdef TE_LYNX | |
33 | #define TARGET_FORMAT "coff-i386-lynx" | |
34 | #endif | |
35 | ||
36 | #ifdef BFD_ASSEMBLER | |
37 | /* This is used to determine relocation types in tc-i386.c. The first | |
38 | parameter is the current relocation type, the second one is the desired | |
39 | type. The idea is that if the original type is already some kind of PIC | |
40 | relocation, we leave it alone, otherwise we give it the desired type */ | |
41 | ||
252b5132 RH |
42 | #define tc_fix_adjustable(X) tc_i386_fix_adjustable(X) |
43 | extern int tc_i386_fix_adjustable PARAMS ((struct fix *)); | |
44 | ||
4b853faa | 45 | #if (defined (OBJ_MAYBE_ELF) || defined (OBJ_ELF) || defined (OBJ_MAYBE_COFF) || defined (OBJ_COFF)) && !defined (TE_PE) |
8f36cd18 | 46 | /* This arranges for gas/write.c to not apply a relocation if |
ce8a8b2f AM |
47 | tc_fix_adjustable() says it is not adjustable. |
48 | The "! symbol_used_in_reloc_p" test is there specifically to cover | |
49 | the case of non-global symbols in linkonce sections. It's the | |
50 | generally correct thing to do though; If a reloc is going to be | |
51 | emitted against a symbol then we don't want to adjust the fixup by | |
52 | applying the reloc during assembly. The reloc will be applied by | |
53 | the linker during final link. */ | |
54 | #define TC_FIX_ADJUSTABLE(fixP) \ | |
55 | (! symbol_used_in_reloc_p ((fixP)->fx_addsy) && tc_fix_adjustable (fixP)) | |
8f36cd18 AO |
56 | #endif |
57 | ||
252b5132 RH |
58 | /* This expression evaluates to false if the relocation is for a local object |
59 | for which we still want to do the relocation at runtime. True if we | |
60 | are willing to perform this relocation while building the .o file. | |
61 | This is only used for pcrel relocations, so GOTOFF does not need to be | |
62 | checked here. I am not sure if some of the others are ever used with | |
4a4f25cf | 63 | pcrel, but it is easier to be safe than sorry. */ |
252b5132 RH |
64 | |
65 | #define TC_RELOC_RTSYM_LOC_FIXUP(FIX) \ | |
66 | ((FIX)->fx_r_type != BFD_RELOC_386_PLT32 \ | |
67 | && (FIX)->fx_r_type != BFD_RELOC_386_GOT32 \ | |
68 | && (FIX)->fx_r_type != BFD_RELOC_386_GOTPC \ | |
69 | && ((FIX)->fx_addsy == NULL \ | |
70 | || (! S_IS_EXTERNAL ((FIX)->fx_addsy) \ | |
71 | && ! S_IS_WEAK ((FIX)->fx_addsy) \ | |
72 | && S_IS_DEFINED ((FIX)->fx_addsy) \ | |
73 | && ! S_IS_COMMON ((FIX)->fx_addsy)))) | |
74 | ||
75 | #define TARGET_ARCH bfd_arch_i386 | |
b9d79e03 JH |
76 | #define TARGET_MACH (i386_mach ()) |
77 | extern unsigned long i386_mach PARAMS ((void)); | |
252b5132 | 78 | |
cac5b87b DB |
79 | #ifdef TE_FreeBSD |
80 | #define AOUT_TARGET_FORMAT "a.out-i386-freebsd" | |
81 | #endif | |
252b5132 | 82 | #ifdef TE_NetBSD |
4c63da97 | 83 | #define AOUT_TARGET_FORMAT "a.out-i386-netbsd" |
252b5132 RH |
84 | #endif |
85 | #ifdef TE_386BSD | |
4c63da97 | 86 | #define AOUT_TARGET_FORMAT "a.out-i386-bsd" |
252b5132 RH |
87 | #endif |
88 | #ifdef TE_LINUX | |
4c63da97 | 89 | #define AOUT_TARGET_FORMAT "a.out-i386-linux" |
252b5132 RH |
90 | #endif |
91 | #ifdef TE_Mach | |
4c63da97 | 92 | #define AOUT_TARGET_FORMAT "a.out-mach3" |
252b5132 RH |
93 | #endif |
94 | #ifdef TE_DYNIX | |
4c63da97 | 95 | #define AOUT_TARGET_FORMAT "a.out-i386-dynix" |
252b5132 | 96 | #endif |
4c63da97 AM |
97 | #ifndef AOUT_TARGET_FORMAT |
98 | #define AOUT_TARGET_FORMAT "a.out-i386" | |
252b5132 | 99 | #endif |
252b5132 | 100 | |
3e73aa7c JH |
101 | #if ((defined (OBJ_MAYBE_COFF) && defined (OBJ_MAYBE_AOUT)) \ |
102 | || defined (OBJ_ELF) || defined (OBJ_MAYBE_ELF)) | |
4c63da97 AM |
103 | extern const char *i386_target_format PARAMS ((void)); |
104 | #define TARGET_FORMAT i386_target_format () | |
105 | #else | |
252b5132 RH |
106 | #ifdef OBJ_ELF |
107 | #define TARGET_FORMAT "elf32-i386" | |
108 | #endif | |
4c63da97 AM |
109 | #ifdef OBJ_AOUT |
110 | #define TARGET_FORMAT AOUT_TARGET_FORMAT | |
252b5132 RH |
111 | #endif |
112 | #endif | |
113 | ||
a847613f AM |
114 | #if (defined (OBJ_MAYBE_ELF) || defined (OBJ_ELF)) |
115 | #define md_end i386_elf_emit_arch_note | |
116 | extern void i386_elf_emit_arch_note PARAMS ((void)); | |
117 | #endif | |
118 | ||
18e1d487 AM |
119 | #define SUB_SEGMENT_ALIGN(SEG, FRCHAIN) 0 |
120 | ||
252b5132 RH |
121 | #else /* ! BFD_ASSEMBLER */ |
122 | ||
123 | /* COFF STUFF */ | |
124 | ||
125 | #define COFF_MAGIC I386MAGIC | |
126 | #define BFD_ARCH bfd_arch_i386 | |
127 | #define COFF_FLAGS F_AR32WR | |
128 | #define TC_COUNT_RELOC(x) ((x)->fx_addsy || (x)->fx_r_type==7) | |
129 | #define TC_COFF_FIX2RTYPE(fixP) tc_coff_fix2rtype(fixP) | |
130 | extern short tc_coff_fix2rtype PARAMS ((struct fix *)); | |
07726851 | 131 | #define TC_COFF_SIZEMACHDEP(frag) tc_coff_sizemachdep (frag) |
252b5132 | 132 | extern int tc_coff_sizemachdep PARAMS ((fragS *frag)); |
1a1ae23e ILT |
133 | |
134 | #ifdef TE_GO32 | |
135 | /* DJGPP now expects some sections to be 2**4 aligned. */ | |
18e1d487 | 136 | #define SUB_SEGMENT_ALIGN(SEG, FRCHAIN) \ |
1a1ae23e ILT |
137 | ((strcmp (obj_segment_name (SEG), ".text") == 0 \ |
138 | || strcmp (obj_segment_name (SEG), ".data") == 0 \ | |
da5d444c | 139 | || strcmp (obj_segment_name (SEG), ".bss") == 0 \ |
1a1ae23e ILT |
140 | || strncmp (obj_segment_name (SEG), ".gnu.linkonce.t", 15) == 0 \ |
141 | || strncmp (obj_segment_name (SEG), ".gnu.linkonce.d", 15) == 0 \ | |
142 | || strncmp (obj_segment_name (SEG), ".gnu.linkonce.r", 15) == 0) \ | |
143 | ? 4 \ | |
144 | : 2) | |
145 | #else | |
18e1d487 | 146 | #define SUB_SEGMENT_ALIGN(SEG, FRCHAIN) 2 |
1a1ae23e ILT |
147 | #endif |
148 | ||
252b5132 RH |
149 | #define TC_RVA_RELOC 7 |
150 | /* Need this for PIC relocations */ | |
151 | #define NEED_FX_R_TYPE | |
152 | ||
252b5132 RH |
153 | #ifdef TE_386BSD |
154 | /* The BSDI linker apparently rejects objects with a machine type of | |
155 | M_386 (100). */ | |
156 | #define AOUT_MACHTYPE 0 | |
157 | #else | |
158 | #define AOUT_MACHTYPE 100 | |
159 | #endif | |
160 | ||
161 | #undef REVERSE_SORT_RELOCS | |
162 | ||
163 | #endif /* ! BFD_ASSEMBLER */ | |
164 | ||
f3c180ae AM |
165 | #ifndef LEX_AT |
166 | #define TC_PARSE_CONS_EXPRESSION(EXP, NBYTES) x86_cons (EXP, NBYTES) | |
167 | extern void x86_cons PARAMS ((expressionS *, int)); | |
168 | ||
169 | #define TC_CONS_FIX_NEW(FRAG,OFF,LEN,EXP) x86_cons_fix_new(FRAG, OFF, LEN, EXP) | |
170 | extern void x86_cons_fix_new | |
171 | PARAMS ((fragS *, unsigned int, unsigned int, expressionS *)); | |
172 | #endif | |
173 | ||
252b5132 RH |
174 | #define TC_FORCE_RELOCATION(fixp) tc_i386_force_relocation(fixp) |
175 | extern int tc_i386_force_relocation PARAMS ((struct fix *)); | |
176 | ||
177 | #ifdef BFD_ASSEMBLER | |
178 | #define NO_RELOC BFD_RELOC_NONE | |
179 | #else | |
180 | #define NO_RELOC 0 | |
181 | #endif | |
182 | #define tc_coff_symbol_emit_hook(a) ; /* not used */ | |
183 | ||
184 | #ifndef BFD_ASSEMBLER | |
185 | #ifndef OBJ_AOUT | |
186 | #ifndef TE_PE | |
187 | #ifndef TE_GO32 | |
188 | /* Local labels starts with .L */ | |
189 | #define LOCAL_LABEL(name) (name[0] == '.' \ | |
190 | && (name[1] == 'L' || name[1] == 'X' || name[1] == '.')) | |
191 | #endif | |
192 | #endif | |
193 | #endif | |
194 | #endif | |
195 | ||
196 | #define LOCAL_LABELS_FB 1 | |
197 | ||
198 | #define tc_aout_pre_write_hook(x) {;} /* not used */ | |
199 | #define tc_crawl_symbol_chain(a) {;} /* not used */ | |
200 | #define tc_headers_hook(a) {;} /* not used */ | |
201 | ||
202 | extern const char extra_symbol_chars[]; | |
203 | #define tc_symbol_chars extra_symbol_chars | |
204 | ||
205 | #define MAX_OPERANDS 3 /* max operands per insn */ | |
206 | #define MAX_IMMEDIATE_OPERANDS 2/* max immediates per insn (lcall, ljmp) */ | |
207 | #define MAX_MEMORY_OPERANDS 2 /* max memory refs per insn (string ops) */ | |
208 | ||
209 | /* Prefixes will be emitted in the order defined below. | |
210 | WAIT_PREFIX must be the first prefix since FWAIT is really is an | |
4a4f25cf | 211 | instruction, and so must come before any prefixes. */ |
252b5132 RH |
212 | #define WAIT_PREFIX 0 |
213 | #define LOCKREP_PREFIX 1 | |
214 | #define ADDR_PREFIX 2 | |
215 | #define DATA_PREFIX 3 | |
216 | #define SEG_PREFIX 4 | |
3e73aa7c JH |
217 | #define REX_PREFIX 5 /* must come last. */ |
218 | #define MAX_PREFIXES 6 /* max prefixes per opcode */ | |
252b5132 RH |
219 | |
220 | /* we define the syntax here (modulo base,index,scale syntax) */ | |
221 | #define REGISTER_PREFIX '%' | |
222 | #define IMMEDIATE_PREFIX '$' | |
223 | #define ABSOLUTE_PREFIX '*' | |
224 | ||
225 | #define TWO_BYTE_OPCODE_ESCAPE 0x0f | |
226 | #define NOP_OPCODE (char) 0x90 | |
227 | ||
228 | /* register numbers */ | |
229 | #define EBP_REG_NUM 5 | |
230 | #define ESP_REG_NUM 4 | |
231 | ||
232 | /* modrm_byte.regmem for twobyte escape */ | |
233 | #define ESCAPE_TO_TWO_BYTE_ADDRESSING ESP_REG_NUM | |
234 | /* index_base_byte.index for no index register addressing */ | |
235 | #define NO_INDEX_REGISTER ESP_REG_NUM | |
236 | /* index_base_byte.base for no base register addressing */ | |
237 | #define NO_BASE_REGISTER EBP_REG_NUM | |
238 | #define NO_BASE_REGISTER_16 6 | |
239 | ||
240 | /* these are the instruction mnemonic suffixes. */ | |
252b5132 RH |
241 | #define WORD_MNEM_SUFFIX 'w' |
242 | #define BYTE_MNEM_SUFFIX 'b' | |
243 | #define SHORT_MNEM_SUFFIX 's' | |
244 | #define LONG_MNEM_SUFFIX 'l' | |
3e73aa7c | 245 | #define QWORD_MNEM_SUFFIX 'q' |
252b5132 RH |
246 | /* Intel Syntax */ |
247 | #define LONG_DOUBLE_MNEM_SUFFIX 'x' | |
252b5132 RH |
248 | |
249 | /* modrm.mode = REGMEM_FIELD_HAS_REG when a register is in there */ | |
250 | #define REGMEM_FIELD_HAS_REG 0x3/* always = 0x3 */ | |
251 | #define REGMEM_FIELD_HAS_MEM (~REGMEM_FIELD_HAS_REG) | |
252 | ||
253 | #define END_OF_INSN '\0' | |
254 | ||
255 | /* Intel Syntax */ | |
256 | /* Values 0-4 map onto scale factor */ | |
257 | #define BYTE_PTR 0 | |
258 | #define WORD_PTR 1 | |
259 | #define DWORD_PTR 2 | |
260 | #define QWORD_PTR 3 | |
261 | #define XWORD_PTR 4 | |
262 | #define SHORT 5 | |
263 | #define OFFSET_FLAT 6 | |
264 | #define FLAT 7 | |
265 | #define NONE_FOUND 8 | |
252b5132 | 266 | |
252b5132 RH |
267 | typedef struct |
268 | { | |
269 | /* instruction name sans width suffix ("mov" for movl insns) */ | |
270 | char *name; | |
271 | ||
272 | /* how many operands */ | |
273 | unsigned int operands; | |
274 | ||
275 | /* base_opcode is the fundamental opcode byte without optional | |
276 | prefix(es). */ | |
277 | unsigned int base_opcode; | |
278 | ||
279 | /* extension_opcode is the 3 bit extension for group <n> insns. | |
280 | This field is also used to store the 8-bit opcode suffix for the | |
281 | AMD 3DNow! instructions. | |
282 | If this template has no extension opcode (the usual case) use None */ | |
283 | unsigned int extension_opcode; | |
4a4f25cf | 284 | #define None 0xffff /* If no extension_opcode is possible. */ |
252b5132 | 285 | |
e413e4e9 AM |
286 | /* cpu feature flags */ |
287 | unsigned int cpu_flags; | |
288 | #define Cpu086 0x1 /* Any old cpu will do, 0 does the same */ | |
289 | #define Cpu186 0x2 /* i186 or better required */ | |
290 | #define Cpu286 0x4 /* i286 or better required */ | |
291 | #define Cpu386 0x8 /* i386 or better required */ | |
292 | #define Cpu486 0x10 /* i486 or better required */ | |
293 | #define Cpu586 0x20 /* i585 or better required */ | |
294 | #define Cpu686 0x40 /* i686 or better required */ | |
6f8c0c4c JH |
295 | #define CpuP4 0x80 /* Pentium4 or better required */ |
296 | #define CpuK6 0x100 /* AMD K6 or better required*/ | |
297 | #define CpuAthlon 0x200 /* AMD Athlon or better required*/ | |
298 | #define CpuSledgehammer 0x400 /* Sledgehammer or better required */ | |
299 | #define CpuMMX 0x800 /* MMX support required */ | |
300 | #define CpuSSE 0x1000 /* Streaming SIMD extensions required */ | |
301 | #define CpuSSE2 0x2000 /* Streaming SIMD extensions 2 required */ | |
302 | #define Cpu3dnow 0x4000 /* 3dnow! support required */ | |
3e73aa7c JH |
303 | |
304 | /* These flags are set by gas depending on the flag_code. */ | |
305 | #define Cpu64 0x4000000 /* 64bit support required */ | |
306 | #define CpuNo64 0x8000000 /* Not supported in the 64bit mode */ | |
307 | ||
308 | /* The default value for unknown CPUs - enable all features to avoid problems. */ | |
6f8c0c4c | 309 | #define CpuUnknownFlags (Cpu086|Cpu186|Cpu286|Cpu386|Cpu486|Cpu586|Cpu686|CpuP4|CpuSledgehammer|CpuMMX|CpuSSE|CpuSSE2|Cpu3dnow|CpuK6|CpuAthlon) |
e413e4e9 | 310 | |
252b5132 RH |
311 | /* the bits in opcode_modifier are used to generate the final opcode from |
312 | the base_opcode. These bits also are used to detect alternate forms of | |
313 | the same instruction */ | |
314 | unsigned int opcode_modifier; | |
315 | ||
316 | /* opcode_modifier bits: */ | |
317 | #define W 0x1 /* set if operands can be words or dwords | |
318 | encoded the canonical way */ | |
319 | #define D 0x2 /* D = 0 if Reg --> Regmem; | |
320 | D = 1 if Regmem --> Reg: MUST BE 0x2 */ | |
321 | #define Modrm 0x4 | |
252b5132 RH |
322 | #define FloatR 0x8 /* src/dest swap for floats: MUST BE 0x8 */ |
323 | #define ShortForm 0x10 /* register is in low 3 bits of opcode */ | |
324 | #define FloatMF 0x20 /* FP insn memory format bit, sized by 0x4 */ | |
4a4f25cf | 325 | #define Jump 0x40 /* special case for jump insns. */ |
252b5132 RH |
326 | #define JumpDword 0x80 /* call and jump */ |
327 | #define JumpByte 0x100 /* loop and jecxz */ | |
328 | #define JumpInterSegment 0x200 /* special case for intersegment leaps/calls */ | |
329 | #define FloatD 0x400 /* direction for float insns: MUST BE 0x400 */ | |
330 | #define Seg2ShortForm 0x800 /* encoding of load segment reg insns */ | |
4a4f25cf | 331 | #define Seg3ShortForm 0x1000 /* fs/gs segment register insns. */ |
252b5132 RH |
332 | #define Size16 0x2000 /* needs size prefix if in 32-bit mode */ |
333 | #define Size32 0x4000 /* needs size prefix if in 16-bit mode */ | |
3e73aa7c JH |
334 | #define Size64 0x8000 /* needs size prefix if in 16-bit mode */ |
335 | #define IgnoreSize 0x10000 /* instruction ignores operand size prefix */ | |
336 | #define DefaultSize 0x20000 /* default insn size depends on mode */ | |
337 | #define No_bSuf 0x40000 /* b suffix on instruction illegal */ | |
338 | #define No_wSuf 0x80000 /* w suffix on instruction illegal */ | |
339 | #define No_lSuf 0x100000 /* l suffix on instruction illegal */ | |
340 | #define No_sSuf 0x200000 /* s suffix on instruction illegal */ | |
341 | #define No_qSuf 0x400000 /* q suffix on instruction illegal */ | |
342 | #define No_xSuf 0x800000 /* x suffix on instruction illegal */ | |
343 | #define FWait 0x1000000 /* instruction needs FWAIT */ | |
344 | #define IsString 0x2000000 /* quick test for string instructions */ | |
345 | #define regKludge 0x4000000 /* fake an extra reg operand for clr, imul */ | |
346 | #define IsPrefix 0x8000000 /* opcode is a prefix */ | |
347 | #define ImmExt 0x10000000 /* instruction has extension in 8 bit imm */ | |
348 | #define NoRex64 0x20000000 /* instruction don't need Rex64 prefix. */ | |
349 | #define Rex64 0x40000000 /* instruction require Rex64 prefix. */ | |
350 | #define Ugh 0x80000000 /* deprecated fp insn, gets a warning */ | |
252b5132 RH |
351 | |
352 | /* operand_types[i] describes the type of operand i. This is made | |
353 | by OR'ing together all of the possible type masks. (e.g. | |
354 | 'operand_types[i] = Reg|Imm' specifies that operand i can be | |
e413e4e9 | 355 | either a register or an immediate operand. */ |
252b5132 | 356 | unsigned int operand_types[3]; |
e413e4e9 AM |
357 | |
358 | /* operand_types[i] bits */ | |
359 | /* register */ | |
360 | #define Reg8 0x1 /* 8 bit reg */ | |
361 | #define Reg16 0x2 /* 16 bit reg */ | |
362 | #define Reg32 0x4 /* 32 bit reg */ | |
3e73aa7c | 363 | #define Reg64 0x8 /* 64 bit reg */ |
e413e4e9 | 364 | /* immediate */ |
3e73aa7c JH |
365 | #define Imm8 0x10 /* 8 bit immediate */ |
366 | #define Imm8S 0x20 /* 8 bit immediate sign extended */ | |
367 | #define Imm16 0x40 /* 16 bit immediate */ | |
368 | #define Imm32 0x80 /* 32 bit immediate */ | |
369 | #define Imm32S 0x100 /* 32 bit immediate sign extended */ | |
370 | #define Imm64 0x200 /* 64 bit immediate */ | |
371 | #define Imm1 0x400 /* 1 bit immediate */ | |
e413e4e9 | 372 | /* memory */ |
3e73aa7c | 373 | #define BaseIndex 0x800 |
e413e4e9 AM |
374 | /* Disp8,16,32 are used in different ways, depending on the |
375 | instruction. For jumps, they specify the size of the PC relative | |
376 | displacement, for baseindex type instructions, they specify the | |
377 | size of the offset relative to the base register, and for memory | |
378 | offset instructions such as `mov 1234,%al' they specify the size of | |
379 | the offset relative to the segment base. */ | |
3e73aa7c JH |
380 | #define Disp8 0x1000 /* 8 bit displacement */ |
381 | #define Disp16 0x2000 /* 16 bit displacement */ | |
382 | #define Disp32 0x4000 /* 32 bit displacement */ | |
383 | #define Disp32S 0x8000 /* 32 bit signed displacement */ | |
384 | #define Disp64 0x10000 /* 64 bit displacement */ | |
e413e4e9 | 385 | /* specials */ |
3e73aa7c JH |
386 | #define InOutPortReg 0x20000 /* register to hold in/out port addr = dx */ |
387 | #define ShiftCount 0x40000 /* register to hold shift cound = cl */ | |
388 | #define Control 0x80000 /* Control register */ | |
389 | #define Debug 0x100000 /* Debug register */ | |
390 | #define Test 0x200000 /* Test register */ | |
391 | #define FloatReg 0x400000 /* Float register */ | |
392 | #define FloatAcc 0x800000 /* Float stack top %st(0) */ | |
393 | #define SReg2 0x1000000 /* 2 bit segment register */ | |
394 | #define SReg3 0x2000000 /* 3 bit segment register */ | |
395 | #define Acc 0x4000000 /* Accumulator %al or %ax or %eax */ | |
396 | #define JumpAbsolute 0x8000000 | |
397 | #define RegMMX 0x10000000 /* MMX register */ | |
398 | #define RegXMM 0x20000000 /* XMM registers in PIII */ | |
399 | #define EsSeg 0x40000000 /* String insn operand with fixed es segment */ | |
400 | ||
e413e4e9 AM |
401 | /* InvMem is for instructions with a modrm byte that only allow a |
402 | general register encoding in the i.tm.mode and i.tm.regmem fields, | |
403 | eg. control reg moves. They really ought to support a memory form, | |
404 | but don't, so we add an InvMem flag to the register operand to | |
405 | indicate that it should be encoded in the i.tm.regmem field. */ | |
3e73aa7c | 406 | #define InvMem 0x80000000 |
e413e4e9 | 407 | |
3e73aa7c JH |
408 | #define Reg (Reg8|Reg16|Reg32|Reg64) /* gen'l register */ |
409 | #define WordReg (Reg16|Reg32|Reg64) | |
e413e4e9 | 410 | #define ImplicitRegister (InOutPortReg|ShiftCount|Acc|FloatAcc) |
3e73aa7c JH |
411 | #define Imm (Imm8|Imm8S|Imm16|Imm32S|Imm32|Imm64) /* gen'l immediate */ |
412 | #define EncImm (Imm8|Imm16|Imm32|Imm32S) /* Encodable gen'l immediate */ | |
413 | #define Disp (Disp8|Disp16|Disp32|Disp32S|Disp64) /* General displacement */ | |
414 | #define AnyMem (Disp8|Disp16|Disp32|Disp32S|BaseIndex|InvMem) /* General memory */ | |
e413e4e9 AM |
415 | /* The following aliases are defined because the opcode table |
416 | carefully specifies the allowed memory types for each instruction. | |
417 | At the moment we can only tell a memory reference size by the | |
418 | instruction suffix, so there's not much point in defining Mem8, | |
419 | Mem16, Mem32 and Mem64 opcode modifiers - We might as well just use | |
420 | the suffix directly to check memory operands. */ | |
421 | #define LLongMem AnyMem /* 64 bits (or more) */ | |
422 | #define LongMem AnyMem /* 32 bit memory ref */ | |
423 | #define ShortMem AnyMem /* 16 bit memory ref */ | |
424 | #define WordMem AnyMem /* 16 or 32 bit memory ref */ | |
425 | #define ByteMem AnyMem /* 8 bit memory ref */ | |
252b5132 RH |
426 | } |
427 | template; | |
428 | ||
429 | /* | |
430 | 'templates' is for grouping together 'template' structures for opcodes | |
431 | of the same name. This is only used for storing the insns in the grand | |
432 | ole hash table of insns. | |
433 | The templates themselves start at START and range up to (but not including) | |
434 | END. | |
435 | */ | |
436 | typedef struct | |
e413e4e9 AM |
437 | { |
438 | const template *start; | |
439 | const template *end; | |
440 | } | |
441 | templates; | |
252b5132 RH |
442 | |
443 | /* these are for register name --> number & type hash lookup */ | |
444 | typedef struct | |
e413e4e9 AM |
445 | { |
446 | char *reg_name; | |
447 | unsigned int reg_type; | |
3e73aa7c JH |
448 | unsigned int reg_flags; |
449 | #define RegRex 0x1 /* Extended register. */ | |
450 | #define RegRex64 0x2 /* Extended 8 bit register. */ | |
e413e4e9 AM |
451 | unsigned int reg_num; |
452 | } | |
252b5132 RH |
453 | reg_entry; |
454 | ||
455 | typedef struct | |
e413e4e9 AM |
456 | { |
457 | char *seg_name; | |
458 | unsigned int seg_prefix; | |
459 | } | |
252b5132 RH |
460 | seg_entry; |
461 | ||
4a4f25cf | 462 | /* 386 operand encoding bytes: see 386 book for details of this. */ |
252b5132 | 463 | typedef struct |
e413e4e9 AM |
464 | { |
465 | unsigned int regmem; /* codes register or memory operand */ | |
466 | unsigned int reg; /* codes register operand (or extended opcode) */ | |
467 | unsigned int mode; /* how to interpret regmem & reg */ | |
468 | } | |
252b5132 RH |
469 | modrm_byte; |
470 | ||
3e73aa7c | 471 | /* x86-64 extension prefix. */ |
29b0f896 AM |
472 | typedef int rex_byte; |
473 | #define REX_OPCODE 0x40 | |
474 | ||
475 | /* Indicates 64 bit operand size. */ | |
476 | #define REX_MODE64 8 | |
477 | /* High extension to reg field of modrm byte. */ | |
478 | #define REX_EXTX 4 | |
479 | /* High extension to SIB index field. */ | |
480 | #define REX_EXTY 2 | |
481 | /* High extension to base field of modrm or SIB, or reg field of opcode. */ | |
482 | #define REX_EXTZ 1 | |
3e73aa7c | 483 | |
4a4f25cf | 484 | /* 386 opcode byte to code indirect addressing. */ |
252b5132 | 485 | typedef struct |
e413e4e9 AM |
486 | { |
487 | unsigned base; | |
488 | unsigned index; | |
489 | unsigned scale; | |
490 | } | |
252b5132 RH |
491 | sib_byte; |
492 | ||
e413e4e9 AM |
493 | /* x86 arch names and features */ |
494 | typedef struct | |
495 | { | |
496 | const char *name; /* arch name */ | |
497 | unsigned int flags; /* cpu feature flags */ | |
498 | } | |
499 | arch_entry; | |
500 | ||
252b5132 | 501 | /* The name of the global offset table generated by the compiler. Allow |
4a4f25cf | 502 | this to be overridden if need be. */ |
252b5132 RH |
503 | #ifndef GLOBAL_OFFSET_TABLE_NAME |
504 | #define GLOBAL_OFFSET_TABLE_NAME "_GLOBAL_OFFSET_TABLE_" | |
505 | #endif | |
506 | ||
507 | #ifdef BFD_ASSEMBLER | |
508 | void i386_validate_fix PARAMS ((struct fix *)); | |
509 | #define TC_VALIDATE_FIX(FIXP,SEGTYPE,SKIP) i386_validate_fix(FIXP) | |
510 | #endif | |
511 | ||
512 | #endif /* TC_I386 */ | |
513 | ||
514 | #define md_operand(x) | |
515 | ||
516 | extern const struct relax_type md_relax_table[]; | |
517 | #define TC_GENERIC_RELAX_TABLE md_relax_table | |
518 | ||
252b5132 RH |
519 | #define md_do_align(n, fill, len, max, around) \ |
520 | if ((n) && !need_pass_2 \ | |
521 | && (!(fill) || ((char)*(fill) == (char)0x90 && (len) == 1)) \ | |
b9e57a38 | 522 | && subseg_text_p (now_seg)) \ |
252b5132 | 523 | { \ |
0a9ef439 | 524 | frag_align_code ((n), (max)); \ |
252b5132 RH |
525 | goto around; \ |
526 | } | |
527 | ||
0a9ef439 RH |
528 | #define MAX_MEM_FOR_RS_ALIGN_CODE 15 |
529 | ||
252b5132 RH |
530 | extern void i386_align_code PARAMS ((fragS *, int)); |
531 | ||
532 | #define HANDLE_ALIGN(fragP) \ | |
533 | if (fragP->fr_type == rs_align_code) \ | |
534 | i386_align_code (fragP, (fragP->fr_next->fr_address \ | |
535 | - fragP->fr_address \ | |
536 | - fragP->fr_fix)); | |
537 | ||
252b5132 RH |
538 | void i386_print_statistics PARAMS ((FILE *)); |
539 | #define tc_print_statistics i386_print_statistics | |
540 | ||
541 | #define md_number_to_chars number_to_chars_littleendian | |
542 | ||
543 | #ifdef SCO_ELF | |
544 | #define tc_init_after_args() sco_id () | |
545 | extern void sco_id PARAMS ((void)); | |
546 | #endif | |
547 | ||
548 | #define DIFF_EXPR_OK /* foo-. gets turned into PC relative relocs */ |