Commit | Line | Data |
---|---|---|
76090fdd | 1 | /* tc-m32r.c -- Assembler for the Mitsubishi M32R. |
f5ee0390 | 2 | Copyright (C) 1996, 1997, 1998, 1999 Free Software Foundation. |
c8cf7e17 DE |
3 | |
4 | This file is part of GAS, the GNU Assembler. | |
5 | ||
6 | GAS is free software; you can redistribute it and/or modify | |
7 | it under the terms of the GNU General Public License as published by | |
8 | the Free Software Foundation; either version 2, or (at your option) | |
9 | any later version. | |
10 | ||
11 | GAS is distributed in the hope that it will be useful, | |
12 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | GNU General Public License for more details. | |
15 | ||
16 | You should have received a copy of the GNU General Public License | |
17 | along with GAS; see the file COPYING. If not, write to | |
18 | the Free Software Foundation, 59 Temple Place - Suite 330, | |
19 | Boston, MA 02111-1307, USA. */ | |
20 | ||
21 | #include <stdio.h> | |
22 | #include <ctype.h> | |
23 | #include "as.h" | |
24 | #include "subsegs.h" | |
a15a45e5 | 25 | #include "symcat.h" |
c8cf7e17 | 26 | #include "cgen-opc.h" |
defc70bf | 27 | #include "cgen.h" |
c8cf7e17 | 28 | |
defc70bf DE |
29 | /* Linked list of symbols that are debugging symbols to be defined as the |
30 | beginning of the current instruction. */ | |
31 | typedef struct sym_link | |
32 | { | |
33 | struct sym_link *next; | |
34 | symbolS *symbol; | |
35 | } sym_linkS; | |
36 | ||
37 | static sym_linkS *debug_sym_link = (sym_linkS *)0; | |
38 | ||
ca6a899d NC |
39 | /* Structure to hold all of the different components describing |
40 | an individual instruction. */ | |
b6930bdf NC |
41 | typedef struct |
42 | { | |
43 | const CGEN_INSN * insn; | |
a15a45e5 | 44 | const CGEN_INSN * orig_insn; |
b6930bdf | 45 | CGEN_FIELDS fields; |
a561cd98 MM |
46 | #if CGEN_INT_INSN_P |
47 | CGEN_INSN_INT buffer [1]; | |
48 | #define INSN_VALUE(buf) (*(buf)) | |
b6930bdf | 49 | #else |
a561cd98 MM |
50 | unsigned char buffer [CGEN_MAX_INSN_SIZE]; |
51 | #define INSN_VALUE(buf) (buf) | |
b6930bdf NC |
52 | #endif |
53 | char * addr; | |
54 | fragS * frag; | |
defc70bf | 55 | int num_fixups; |
e8dedcb3 | 56 | fixS * fixups [GAS_CGEN_MAX_FIXUPS]; |
6cf2575a | 57 | int indices [MAX_OPERAND_INSTANCES]; |
defc70bf | 58 | sym_linkS *debug_sym_link; |
b6930bdf NC |
59 | } |
60 | m32r_insn; | |
61 | ||
62 | /* prev_insn.insn is non-null if last insn was a 16 bit insn on a 32 bit | |
63 | boundary (i.e. was the first of two 16 bit insns). */ | |
64 | static m32r_insn prev_insn; | |
c8cf7e17 DE |
65 | |
66 | /* Non-zero if we've seen a relaxable insn since the last 32 bit | |
67 | alignment request. */ | |
68 | static int seen_relaxable_p = 0; | |
69 | ||
70 | /* Non-zero if -relax specified, in which case sufficient relocs are output | |
71 | for the linker to do relaxing. | |
72 | We do simple forms of relaxing internally, but they are always done. | |
73 | This flag does not apply to them. */ | |
74 | static int m32r_relax; | |
75 | ||
e8dedcb3 | 76 | #if 0 /* not supported yet */ |
c8cf7e17 DE |
77 | /* If non-NULL, pointer to cpu description file to read. |
78 | This allows runtime additions to the assembler. */ | |
e8dedcb3 NC |
79 | static const char * m32r_cpu_desc; |
80 | #endif | |
c8cf7e17 | 81 | |
7c629878 DE |
82 | /* Non-zero if warn when a high/shigh reloc has no matching low reloc. |
83 | Each high/shigh reloc must be paired with it's low cousin in order to | |
84 | properly calculate the addend in a relocatable link (since there is a | |
85 | potential carry from the low to the high/shigh). | |
86 | This option is off by default though for user-written assembler code it | |
87 | might make sense to make the default be on (i.e. have gcc pass a flag | |
88 | to turn it off). This warning must not be on for GCC created code as | |
89 | optimization may delete the low but not the high/shigh (at least we | |
90 | shouldn't assume or require it to). */ | |
91 | static int warn_unmatched_high = 0; | |
92 | ||
5f02ae57 | 93 | /* start-sanitize-cygnus */ |
e8dedcb3 | 94 | /* Non-zero if -m32rx has been specified, in which case support for the |
a450e9f4 | 95 | extended M32RX instruction set should be enabled. */ |
a450e9f4 | 96 | static int enable_m32rx = 0; |
b6930bdf | 97 | |
e8dedcb3 | 98 | /* Non-zero if -m32rx -hidden has been specified, in which case support for |
32c2be76 NC |
99 | the special M32RX instruction set should be enabled. */ |
100 | static int enable_special = 0; | |
101 | ||
b6930bdf NC |
102 | /* Non-zero if the programmer should be warned when an explicit parallel |
103 | instruction might have constraint violations. */ | |
104 | static int warn_explicit_parallel_conflicts = 1; | |
48401fcf | 105 | |
48401fcf TT |
106 | /* Non-zero if insns can be made parallel. */ |
107 | static int optimize; | |
5f02ae57 | 108 | /* end-sanitize-cygnus */ |
a450e9f4 | 109 | |
c8cf7e17 | 110 | /* stuff for .scomm symbols. */ |
ebde3f62 | 111 | static segT sbss_section; |
c8cf7e17 | 112 | static asection scom_section; |
ebde3f62 | 113 | static asymbol scom_symbol; |
c8cf7e17 | 114 | |
ebde3f62 NC |
115 | const char comment_chars[] = ";"; |
116 | const char line_comment_chars[] = "#"; | |
c8cf7e17 | 117 | const char line_separator_chars[] = ""; |
ebde3f62 NC |
118 | const char EXP_CHARS[] = "eE"; |
119 | const char FLT_CHARS[] = "dD"; | |
c8cf7e17 DE |
120 | |
121 | /* Relocations against symbols are done in two | |
122 | parts, with a HI relocation and a LO relocation. Each relocation | |
123 | has only 16 bits of space to store an addend. This means that in | |
124 | order for the linker to handle carries correctly, it must be able | |
125 | to locate both the HI and the LO relocation. This means that the | |
126 | relocations must appear in order in the relocation table. | |
127 | ||
128 | In order to implement this, we keep track of each unmatched HI | |
129 | relocation. We then sort them so that they immediately precede the | |
130 | corresponding LO relocation. */ | |
131 | ||
132 | struct m32r_hi_fixup | |
133 | { | |
ebde3f62 NC |
134 | struct m32r_hi_fixup * next; /* Next HI fixup. */ |
135 | fixS * fixp; /* This fixup. */ | |
136 | segT seg; /* The section this fixup is in. */ | |
137 | ||
c8cf7e17 DE |
138 | }; |
139 | ||
140 | /* The list of unmatched HI relocs. */ | |
141 | ||
ebde3f62 | 142 | static struct m32r_hi_fixup * m32r_hi_fixup_list; |
c8cf7e17 | 143 | |
a450e9f4 | 144 | \f |
5f02ae57 | 145 | /* start-sanitize-cygnus */ |
a450e9f4 | 146 | static void |
55a4759f DE |
147 | allow_m32rx (on) |
148 | int on; | |
a450e9f4 NC |
149 | { |
150 | enable_m32rx = on; | |
151 | ||
152 | if (stdoutput != NULL) | |
ebde3f62 NC |
153 | bfd_set_arch_mach (stdoutput, TARGET_ARCH, |
154 | enable_m32rx ? bfd_mach_m32rx : bfd_mach_m32r); | |
a450e9f4 | 155 | } |
5f02ae57 | 156 | /* end-sanitize-cygnus */ |
c8cf7e17 | 157 | \f |
48401fcf | 158 | #define M32R_SHORTOPTS "" |
5f02ae57 | 159 | /* start-sanitize-cygnus */ |
48401fcf TT |
160 | #undef M32R_SHORTOPTS |
161 | #define M32R_SHORTOPTS "O" | |
5f02ae57 | 162 | /* end-sanitize-cygnus */ |
48401fcf | 163 | const char * md_shortopts = M32R_SHORTOPTS; |
c8cf7e17 | 164 | |
a450e9f4 NC |
165 | struct option md_longopts[] = |
166 | { | |
5f02ae57 | 167 | /* start-sanitize-cygnus */ |
a450e9f4 NC |
168 | #define OPTION_M32RX (OPTION_MD_BASE) |
169 | {"m32rx", no_argument, NULL, OPTION_M32RX}, | |
7c629878 DE |
170 | #define OPTION_WARN_PARALLEL (OPTION_MD_BASE + 1) |
171 | {"warn-explicit-parallel-conflicts", no_argument, NULL, OPTION_WARN_PARALLEL}, | |
172 | {"Wp", no_argument, NULL, OPTION_WARN_PARALLEL}, | |
173 | #define OPTION_NO_WARN_PARALLEL (OPTION_MD_BASE + 2) | |
174 | {"no-warn-explicit-parallel-conflicts", no_argument, NULL, OPTION_NO_WARN_PARALLEL}, | |
175 | {"Wnp", no_argument, NULL, OPTION_NO_WARN_PARALLEL}, | |
32c2be76 | 176 | #define OPTION_SPECIAL (OPTION_MD_BASE + 3) |
98c5cd5a | 177 | {"hidden", no_argument, NULL, OPTION_SPECIAL}, |
5f02ae57 | 178 | /* end-sanitize-cygnus */ |
a450e9f4 | 179 | |
7c629878 DE |
180 | /* Sigh. I guess all warnings must now have both variants. */ |
181 | #define OPTION_WARN_UNMATCHED (OPTION_MD_BASE + 4) | |
182 | {"warn-unmatched-high", OPTION_WARN_UNMATCHED}, | |
183 | {"Wuh", OPTION_WARN_UNMATCHED}, | |
184 | #define OPTION_NO_WARN_UNMATCHED (OPTION_MD_BASE + 5) | |
185 | {"no-warn-unmatched-high", OPTION_WARN_UNMATCHED}, | |
186 | {"Wnuh", OPTION_WARN_UNMATCHED}, | |
187 | ||
c8cf7e17 | 188 | #if 0 /* not supported yet */ |
7c629878 | 189 | #define OPTION_RELAX (OPTION_MD_BASE + 6) |
c8cf7e17 | 190 | {"relax", no_argument, NULL, OPTION_RELAX}, |
7c629878 | 191 | #define OPTION_CPU_DESC (OPTION_MD_BASE + 7) |
c8cf7e17 DE |
192 | {"cpu-desc", required_argument, NULL, OPTION_CPU_DESC}, |
193 | #endif | |
a450e9f4 | 194 | |
c8cf7e17 DE |
195 | {NULL, no_argument, NULL, 0} |
196 | }; | |
ebde3f62 | 197 | size_t md_longopts_size = sizeof (md_longopts); |
c8cf7e17 DE |
198 | |
199 | int | |
200 | md_parse_option (c, arg) | |
ebde3f62 NC |
201 | int c; |
202 | char * arg; | |
c8cf7e17 DE |
203 | { |
204 | switch (c) | |
205 | { | |
5f02ae57 | 206 | /* start-sanitize-cygnus */ |
48401fcf TT |
207 | case 'O': |
208 | optimize = 1; | |
209 | break; | |
48401fcf | 210 | |
a450e9f4 NC |
211 | case OPTION_M32RX: |
212 | allow_m32rx (1); | |
213 | break; | |
b6930bdf | 214 | |
7c629878 | 215 | case OPTION_WARN_PARALLEL: |
b6930bdf NC |
216 | warn_explicit_parallel_conflicts = 1; |
217 | break; | |
218 | ||
7c629878 | 219 | case OPTION_NO_WARN_PARALLEL: |
b6930bdf NC |
220 | warn_explicit_parallel_conflicts = 0; |
221 | break; | |
7c629878 | 222 | |
32c2be76 | 223 | case OPTION_SPECIAL: |
98c5cd5a NC |
224 | if (enable_m32rx) |
225 | enable_special = 1; | |
226 | else | |
227 | { | |
228 | extern char * myname; | |
229 | ||
230 | /* Pretend that we do not recognise this option. */ | |
e8dedcb3 | 231 | fprintf (stderr, _("%s: unrecognised option: -hidden\n"), myname); |
98c5cd5a NC |
232 | return 0; |
233 | } | |
32c2be76 | 234 | break; |
5f02ae57 | 235 | /* end-sanitize-cygnus */ |
7c629878 DE |
236 | |
237 | case OPTION_WARN_UNMATCHED: | |
238 | warn_unmatched_high = 1; | |
239 | break; | |
240 | ||
241 | case OPTION_NO_WARN_UNMATCHED: | |
242 | warn_unmatched_high = 0; | |
243 | break; | |
a450e9f4 | 244 | |
c8cf7e17 DE |
245 | #if 0 /* not supported yet */ |
246 | case OPTION_RELAX: | |
247 | m32r_relax = 1; | |
248 | break; | |
249 | case OPTION_CPU_DESC: | |
250 | m32r_cpu_desc = arg; | |
251 | break; | |
252 | #endif | |
7c629878 | 253 | |
c8cf7e17 DE |
254 | default: |
255 | return 0; | |
256 | } | |
257 | return 1; | |
258 | } | |
259 | ||
260 | void | |
261 | md_show_usage (stream) | |
ebde3f62 | 262 | FILE * stream; |
c8cf7e17 | 263 | { |
e8dedcb3 | 264 | fprintf (stream, _(" M32R specific command line options:\n")); |
7c629878 | 265 | |
5f02ae57 | 266 | /* start-sanitize-cygnus */ |
48401fcf | 267 | fprintf (stream, _("\ |
e8dedcb3 | 268 | -m32rx support the extended m32rx instruction set\n")); |
32c2be76 | 269 | fprintf (stream, _("\ |
e8dedcb3 | 270 | -O try to combine instructions in parallel\n")); |
48401fcf TT |
271 | |
272 | fprintf (stream, _("\ | |
e8dedcb3 NC |
273 | -warn-explicit-parallel-conflicts warn when parallel instructions\n")); |
274 | fprintf (stream, _("\ | |
275 | violate contraints\n")); | |
276 | fprintf (stream, _("\ | |
277 | -no-warn-explicit-parallel-conflicts do not warn when parallel\n")); | |
48401fcf | 278 | fprintf (stream, _("\ |
e8dedcb3 | 279 | instructions violate contraints\n")); |
48401fcf | 280 | fprintf (stream, _("\ |
e8dedcb3 | 281 | -Wp synonym for -warn-explicit-parallel-conflicts\n")); |
48401fcf | 282 | fprintf (stream, _("\ |
e8dedcb3 | 283 | -Wnp synonym for -no-warn-explicit-parallel-conflicts\n")); |
5f02ae57 | 284 | /* end-sanitize-cygnus */ |
a450e9f4 | 285 | |
7c629878 | 286 | fprintf (stream, _("\ |
e8dedcb3 | 287 | -warn-unmatched-high warn when an (s)high reloc has no matching low reloc\n")); |
7c629878 | 288 | fprintf (stream, _("\ |
e8dedcb3 | 289 | -no-warn-unmatched-high do not warn about missing low relocs\n")); |
7c629878 | 290 | fprintf (stream, _("\ |
e8dedcb3 | 291 | -Wuh synonym for -warn-unmatched-high\n")); |
7c629878 | 292 | fprintf (stream, _("\ |
e8dedcb3 | 293 | -Wnuh synonym for -no-warn-unmatched-high\n")); |
7c629878 | 294 | |
c8cf7e17 | 295 | #if 0 |
48401fcf | 296 | fprintf (stream, _("\ |
e8dedcb3 | 297 | -relax create linker relaxable code\n")); |
48401fcf | 298 | fprintf (stream, _("\ |
e8dedcb3 | 299 | -cpu-desc provide runtime cpu description file\n")); |
c8cf7e17 DE |
300 | #endif |
301 | } | |
302 | ||
303 | static void fill_insn PARAMS ((int)); | |
304 | static void m32r_scomm PARAMS ((int)); | |
defc70bf DE |
305 | static void debug_sym PARAMS ((int)); |
306 | static void expand_debug_syms PARAMS ((sym_linkS *, int)); | |
c8cf7e17 DE |
307 | |
308 | /* Set by md_assemble for use by m32r_fill_insn. */ | |
309 | static subsegT prev_subseg; | |
310 | static segT prev_seg; | |
311 | ||
312 | /* The target specific pseudo-ops which we support. */ | |
313 | const pseudo_typeS md_pseudo_table[] = | |
314 | { | |
defc70bf DE |
315 | { "word", cons, 4 }, |
316 | { "fillinsn", fill_insn, 0 }, | |
317 | { "scomm", m32r_scomm, 0 }, | |
318 | { "debugsym", debug_sym, 0 }, | |
5f02ae57 | 319 | /* start-sanitize-cygnus */ |
e8dedcb3 | 320 | /* Not documented as so far there is no need for them.... */ |
defc70bf DE |
321 | { "m32r", allow_m32rx, 0 }, |
322 | { "m32rx", allow_m32rx, 1 }, | |
5f02ae57 | 323 | /* end-sanitize-cygnus */ |
c8cf7e17 DE |
324 | { NULL, NULL, 0 } |
325 | }; | |
326 | ||
327 | /* FIXME: Should be machine generated. */ | |
328 | #define NOP_INSN 0x7000 | |
329 | #define PAR_NOP_INSN 0xf000 /* can only be used in 2nd slot */ | |
330 | ||
331 | /* When we align the .text section, insert the correct NOP pattern. | |
332 | N is the power of 2 alignment. LEN is the length of pattern FILL. | |
333 | MAX is the maximum number of characters to skip when doing the alignment, | |
334 | or 0 if there is no maximum. */ | |
335 | ||
336 | int | |
337 | m32r_do_align (n, fill, len, max) | |
ebde3f62 NC |
338 | int n; |
339 | const char * fill; | |
340 | int len; | |
341 | int max; | |
c8cf7e17 | 342 | { |
99bf7e37 NC |
343 | /* Only do this if the fill pattern wasn't specified. */ |
344 | if (fill == NULL | |
c8cf7e17 DE |
345 | && (now_seg->flags & SEC_CODE) != 0 |
346 | /* Only do this special handling if aligning to at least a | |
347 | 4 byte boundary. */ | |
348 | && n > 1 | |
775fdd0c | 349 | /* Only do this special handling if we're allowed to emit at |
c8cf7e17 DE |
350 | least two bytes. */ |
351 | && (max == 0 || max > 1)) | |
352 | { | |
353 | static const unsigned char nop_pattern[] = { 0xf0, 0x00 }; | |
354 | ||
355 | #if 0 | |
356 | /* First align to a 2 byte boundary, in case there is an odd .byte. */ | |
357 | /* FIXME: How much memory will cause gas to use when assembling a big | |
358 | program? Perhaps we can avoid the frag_align call? */ | |
359 | frag_align (1, 0, 0); | |
360 | #endif | |
361 | /* Next align to a 4 byte boundary (we know n >= 2) using a parallel | |
362 | nop. */ | |
363 | frag_align_pattern (2, nop_pattern, sizeof nop_pattern, 0); | |
364 | /* If doing larger alignments use a repeating sequence of appropriate | |
365 | nops. */ | |
366 | if (n > 2) | |
367 | { | |
ebde3f62 NC |
368 | static const unsigned char multi_nop_pattern[] = |
369 | { 0x70, 0x00, 0xf0, 0x00 }; | |
c8cf7e17 DE |
370 | frag_align_pattern (n, multi_nop_pattern, sizeof multi_nop_pattern, |
371 | max ? max - 2 : 0); | |
372 | } | |
e8dedcb3 NC |
373 | |
374 | prev_insn.insn = NULL; | |
c8cf7e17 DE |
375 | return 1; |
376 | } | |
377 | ||
378 | return 0; | |
379 | } | |
380 | ||
c8cf7e17 DE |
381 | /* If the last instruction was the first of 2 16 bit insns, |
382 | output a nop to move the PC to a 32 bit boundary. | |
383 | ||
384 | This is done via an alignment specification since branch relaxing | |
385 | may make it unnecessary. | |
386 | ||
387 | Internally, we need to output one of these each time a 32 bit insn is | |
388 | seen after an insn that is relaxable. */ | |
389 | ||
390 | static void | |
391 | fill_insn (ignore) | |
392 | int ignore; | |
393 | { | |
394 | (void) m32r_do_align (2, NULL, 0, 0); | |
b6930bdf | 395 | prev_insn.insn = NULL; |
c8cf7e17 DE |
396 | seen_relaxable_p = 0; |
397 | } | |
398 | ||
defc70bf DE |
399 | /* Record the symbol so that when we output the insn, we can create |
400 | a symbol that is at the start of the instruction. This is used | |
401 | to emit the label for the start of a breakpoint without causing | |
402 | the assembler to emit a NOP if the previous instruction was a | |
403 | 16 bit instruction. */ | |
404 | ||
405 | static void | |
406 | debug_sym (ignore) | |
407 | int ignore; | |
408 | { | |
409 | register char *name; | |
410 | register char delim; | |
411 | register char *end_name; | |
412 | register symbolS *symbolP; | |
413 | register sym_linkS *link; | |
414 | ||
415 | name = input_line_pointer; | |
416 | delim = get_symbol_end (); | |
417 | end_name = input_line_pointer; | |
418 | ||
419 | if ((symbolP = symbol_find (name)) == NULL | |
420 | && (symbolP = md_undefined_symbol (name)) == NULL) | |
421 | { | |
422 | symbolP = symbol_new (name, undefined_section, 0, &zero_address_frag); | |
423 | } | |
424 | ||
425 | symbol_table_insert (symbolP); | |
426 | if (S_IS_DEFINED (symbolP) && S_GET_SEGMENT (symbolP) != reg_section) | |
ca6a899d | 427 | /* xgettext:c-format */ |
defc70bf DE |
428 | as_bad (_("symbol `%s' already defined"), S_GET_NAME (symbolP)); |
429 | ||
430 | else | |
431 | { | |
432 | link = (sym_linkS *) xmalloc (sizeof (sym_linkS)); | |
433 | link->symbol = symbolP; | |
434 | link->next = debug_sym_link; | |
435 | debug_sym_link = link; | |
436 | symbolP->local = 1; | |
437 | } | |
438 | ||
439 | *end_name = delim; | |
440 | demand_empty_rest_of_line (); | |
441 | } | |
442 | ||
443 | /* Second pass to expanding the debug symbols, go through linked | |
444 | list of symbols and reassign the address. */ | |
445 | ||
446 | static void | |
447 | expand_debug_syms (syms, align) | |
448 | sym_linkS *syms; | |
449 | int align; | |
450 | { | |
451 | char *save_input_line = input_line_pointer; | |
452 | sym_linkS *next_syms; | |
defc70bf DE |
453 | |
454 | if (!syms) | |
455 | return; | |
456 | ||
457 | (void) m32r_do_align (align, NULL, 0, 0); | |
458 | for (; syms != (sym_linkS *)0; syms = next_syms) | |
459 | { | |
460 | symbolS *symbolP = syms->symbol; | |
461 | next_syms = syms->next; | |
462 | input_line_pointer = ".\n"; | |
463 | pseudo_set (symbolP); | |
464 | free ((char *)syms); | |
465 | } | |
466 | ||
467 | input_line_pointer = save_input_line; | |
468 | } | |
469 | ||
c8cf7e17 | 470 | /* Cover function to fill_insn called after a label and at end of assembly. |
c8cf7e17 DE |
471 | The result is always 1: we're called in a conditional to see if the |
472 | current line is a label. */ | |
473 | ||
474 | int | |
475 | m32r_fill_insn (done) | |
476 | int done; | |
477 | { | |
c8cf7e17 DE |
478 | if (prev_seg != NULL) |
479 | { | |
48401fcf TT |
480 | segT seg = now_seg; |
481 | subsegT subseg = now_subseg; | |
482 | ||
c8cf7e17 | 483 | subseg_set (prev_seg, prev_subseg); |
ebde3f62 | 484 | |
c8cf7e17 | 485 | fill_insn (0); |
99bf7e37 | 486 | |
c8cf7e17 DE |
487 | subseg_set (seg, subseg); |
488 | } | |
99bf7e37 NC |
489 | |
490 | if (done && debug_sym_link) | |
491 | { | |
492 | expand_debug_syms (debug_sym_link, 1); | |
493 | debug_sym_link = (sym_linkS *)0; | |
494 | } | |
495 | ||
c8cf7e17 DE |
496 | return 1; |
497 | } | |
498 | \f | |
499 | void | |
500 | md_begin () | |
501 | { | |
502 | flagword applicable; | |
ebde3f62 NC |
503 | segT seg; |
504 | subsegT subseg; | |
c8cf7e17 DE |
505 | |
506 | /* Initialize the `cgen' interface. */ | |
ebde3f62 | 507 | |
4e9d8dea | 508 | /* Set the machine number and endian. */ |
e8dedcb3 NC |
509 | gas_cgen_opcode_desc = m32r_cgen_opcode_open (0 /* mach number */, |
510 | target_big_endian ? | |
511 | CGEN_ENDIAN_BIG | |
512 | : CGEN_ENDIAN_LITTLE); | |
513 | m32r_cgen_init_asm (gas_cgen_opcode_desc); | |
514 | ||
515 | /* This is a callback from cgen to gas to parse operands. */ | |
516 | cgen_set_parse_operand_fn (gas_cgen_opcode_desc, gas_cgen_parse_operand); | |
c8cf7e17 DE |
517 | |
518 | #if 0 /* not supported yet */ | |
519 | /* If a runtime cpu description file was provided, parse it. */ | |
520 | if (m32r_cpu_desc != NULL) | |
521 | { | |
ebde3f62 | 522 | const char * errmsg; |
c8cf7e17 | 523 | |
e8dedcb3 | 524 | errmsg = cgen_read_cpu_file (gas_cgen_opcode_desc, m32r_cpu_desc); |
c8cf7e17 DE |
525 | if (errmsg != NULL) |
526 | as_bad ("%s: %s", m32r_cpu_desc, errmsg); | |
527 | } | |
528 | #endif | |
529 | ||
530 | /* Save the current subseg so we can restore it [it's the default one and | |
ebde3f62 NC |
531 | we don't want the initial section to be .sbss]. */ |
532 | seg = now_seg; | |
c8cf7e17 DE |
533 | subseg = now_subseg; |
534 | ||
535 | /* The sbss section is for local .scomm symbols. */ | |
536 | sbss_section = subseg_new (".sbss", 0); | |
ebde3f62 | 537 | |
c8cf7e17 DE |
538 | /* This is copied from perform_an_assembly_pass. */ |
539 | applicable = bfd_applicable_section_flags (stdoutput); | |
540 | bfd_set_section_flags (stdoutput, sbss_section, applicable & SEC_ALLOC); | |
ebde3f62 | 541 | |
c8cf7e17 DE |
542 | #if 0 /* What does this do? [see perform_an_assembly_pass] */ |
543 | seg_info (bss_section)->bss = 1; | |
544 | #endif | |
545 | ||
546 | subseg_set (seg, subseg); | |
547 | ||
548 | /* We must construct a fake section similar to bfd_com_section | |
549 | but with the name .scommon. */ | |
ebde3f62 NC |
550 | scom_section = bfd_com_section; |
551 | scom_section.name = ".scommon"; | |
552 | scom_section.output_section = & scom_section; | |
553 | scom_section.symbol = & scom_symbol; | |
554 | scom_section.symbol_ptr_ptr = & scom_section.symbol; | |
555 | scom_symbol = * bfd_com_section.symbol; | |
556 | scom_symbol.name = ".scommon"; | |
557 | scom_symbol.section = & scom_section; | |
a450e9f4 | 558 | |
5f02ae57 | 559 | /* start-sanitize-cygnus */ |
a450e9f4 | 560 | allow_m32rx (enable_m32rx); |
5f02ae57 | 561 | /* end-sanitize-cygnus */ |
c8cf7e17 DE |
562 | } |
563 | ||
5f02ae57 | 564 | /* start-sanitize-cygnus */ |
55a4759f | 565 | |
a15a45e5 DE |
566 | #define OPERAND_IS_COND_BIT(operand, indices, index) \ |
567 | (CGEN_OPERAND_INSTANCE_HW (operand)->type == HW_H_COND \ | |
f5ee0390 | 568 | || (CGEN_OPERAND_INSTANCE_HW (operand)->type == HW_H_PSW) \ |
a15a45e5 DE |
569 | || (CGEN_OPERAND_INSTANCE_HW (operand)->type == HW_H_CR \ |
570 | && (indices [index] == 0 || indices [index] == 1))) | |
f5ee0390 | 571 | |
6cf2575a NC |
572 | /* Returns true if an output of instruction 'a' is referenced by an operand |
573 | of instruction 'b'. If 'check_outputs' is true then b's outputs are | |
574 | checked, otherwise its inputs are examined. */ | |
48401fcf | 575 | |
ebde3f62 | 576 | static int |
6cf2575a | 577 | first_writes_to_seconds_operands (a, b, check_outputs) |
26192c50 NC |
578 | m32r_insn * a; |
579 | m32r_insn * b; | |
6cf2575a | 580 | const int check_outputs; |
00aa5b17 | 581 | { |
c9cec4ef | 582 | const CGEN_OPERAND_INSTANCE * a_operands = CGEN_INSN_OPERANDS (a->insn); |
39149be2 | 583 | const CGEN_OPERAND_INSTANCE * b_ops = CGEN_INSN_OPERANDS (b->insn); |
6cf2575a | 584 | int a_index; |
00aa5b17 | 585 | |
0c22a4c1 | 586 | /* If at least one of the instructions takes no operands, then there is |
c9cec4ef NC |
587 | nothing to check. There really are instructions without operands, |
588 | eg 'nop'. */ | |
39149be2 | 589 | if (a_operands == NULL || b_ops == NULL) |
c9cec4ef NC |
590 | return 0; |
591 | ||
6cf2575a | 592 | /* Scan the operand list of 'a' looking for an output operand. */ |
c9cec4ef | 593 | for (a_index = 0; |
6cf2575a NC |
594 | CGEN_OPERAND_INSTANCE_TYPE (a_operands) != CGEN_OPERAND_INSTANCE_END; |
595 | a_index ++, a_operands ++) | |
26192c50 | 596 | { |
6cf2575a | 597 | if (CGEN_OPERAND_INSTANCE_TYPE (a_operands) == CGEN_OPERAND_INSTANCE_OUTPUT) |
26192c50 | 598 | { |
c9cec4ef | 599 | int b_index; |
39149be2 | 600 | const CGEN_OPERAND_INSTANCE * b_operands = b_ops; |
a15a45e5 DE |
601 | |
602 | /* Special Case: | |
603 | The Condition bit 'C' is a shadow of the CBR register (control | |
604 | register 1) and also a shadow of bit 31 of the program status | |
605 | word (control register 0). For now this is handled here, rather | |
606 | than by cgen.... */ | |
607 | ||
608 | if (OPERAND_IS_COND_BIT (a_operands, a->indices, a_index)) | |
609 | { | |
610 | /* Scan operand list of 'b' looking for another reference to the | |
611 | condition bit, which goes in the right direction. */ | |
612 | for (b_index = 0; | |
613 | CGEN_OPERAND_INSTANCE_TYPE (b_operands) != CGEN_OPERAND_INSTANCE_END; | |
614 | b_index ++, b_operands ++) | |
615 | { | |
616 | if ((CGEN_OPERAND_INSTANCE_TYPE (b_operands) == | |
617 | (check_outputs ? CGEN_OPERAND_INSTANCE_OUTPUT : CGEN_OPERAND_INSTANCE_INPUT)) | |
618 | && OPERAND_IS_COND_BIT (b_operands, b->indices, b_index)) | |
619 | return 1; | |
620 | } | |
621 | } | |
622 | else | |
6cf2575a | 623 | { |
ca6a899d NC |
624 | /* Scan operand list of 'b' looking for an operand that |
625 | references the same hardware element, and which goes in the | |
626 | right direction. */ | |
a15a45e5 DE |
627 | for (b_index = 0; |
628 | CGEN_OPERAND_INSTANCE_TYPE (b_operands) != CGEN_OPERAND_INSTANCE_END; | |
629 | b_index ++, b_operands ++) | |
630 | { | |
631 | if ((CGEN_OPERAND_INSTANCE_TYPE (b_operands) == | |
632 | (check_outputs ? CGEN_OPERAND_INSTANCE_OUTPUT : CGEN_OPERAND_INSTANCE_INPUT)) | |
633 | && (CGEN_OPERAND_INSTANCE_HW (b_operands) == CGEN_OPERAND_INSTANCE_HW (a_operands)) | |
634 | && (a->indices [a_index] == b->indices [b_index])) | |
635 | return 1; | |
636 | } | |
6cf2575a | 637 | } |
26192c50 NC |
638 | } |
639 | } | |
640 | ||
f5ee0390 | 641 | return 0; |
26192c50 NC |
642 | } |
643 | ||
6cf2575a | 644 | /* Returns true if the insn can (potentially) alter the program counter. */ |
48401fcf | 645 | |
89285fc9 | 646 | static int |
6cf2575a | 647 | writes_to_pc (a) |
89285fc9 | 648 | m32r_insn * a; |
89285fc9 | 649 | { |
a15a45e5 | 650 | #if 0 /* Once PC operands are working.... */ |
c9cec4ef | 651 | const CGEN_OPERAND_INSTANCE * a_operands == CGEN_INSN_OPERANDS (a->insn); |
8e7a5a04 | 652 | |
c9cec4ef NC |
653 | if (a_operands == NULL) |
654 | return 0; | |
655 | ||
656 | while (CGEN_OPERAND_INSTANCE_TYPE (a_operands) != CGEN_OPERAND_INSTANCE_END) | |
6cf2575a NC |
657 | { |
658 | if (CGEN_OPERAND_INSTANCE_OPERAND (a_operands) != NULL | |
659 | && CGEN_OPERAND_INDEX (CGEN_OPERAND_INSTANCE_OPERAND (a_operands)) == M32R_OPERAND_PC) | |
660 | return 1; | |
c9cec4ef NC |
661 | |
662 | a_operands ++; | |
6cf2575a | 663 | } |
8e7a5a04 NC |
664 | #else |
665 | if (CGEN_INSN_ATTR (a->insn, CGEN_INSN_UNCOND_CTI) | |
666 | || CGEN_INSN_ATTR (a->insn, CGEN_INSN_COND_CTI)) | |
667 | return 1; | |
668 | #endif | |
6cf2575a | 669 | return 0; |
89285fc9 | 670 | } |
26192c50 | 671 | |
775fdd0c NC |
672 | /* Returns NULL if the two 16 bit insns can be executed in parallel, |
673 | otherwise it returns a pointer to an error message explaining why not. */ | |
48401fcf | 674 | |
775fdd0c | 675 | static const char * |
26192c50 | 676 | can_make_parallel (a, b) |
b6930bdf NC |
677 | m32r_insn * a; |
678 | m32r_insn * b; | |
775fdd0c NC |
679 | { |
680 | PIPE_ATTR a_pipe; | |
681 | PIPE_ATTR b_pipe; | |
89285fc9 | 682 | |
775fdd0c | 683 | /* Make sure the instructions are the right length. */ |
b6930bdf NC |
684 | if ( CGEN_FIELDS_BITSIZE (& a->fields) != 16 |
685 | || CGEN_FIELDS_BITSIZE (& b->fields) != 16) | |
775fdd0c | 686 | abort(); |
89285fc9 | 687 | |
6cf2575a | 688 | if (first_writes_to_seconds_operands (a, b, true)) |
d0023d7e | 689 | return _("Instructions write to the same destination register."); |
775fdd0c | 690 | |
b6930bdf NC |
691 | a_pipe = CGEN_INSN_ATTR (a->insn, CGEN_INSN_PIPE); |
692 | b_pipe = CGEN_INSN_ATTR (b->insn, CGEN_INSN_PIPE); | |
775fdd0c | 693 | |
b6930bdf | 694 | /* Make sure that the instructions use the correct execution pipelines. */ |
775fdd0c NC |
695 | if ( a_pipe == PIPE_NONE |
696 | || b_pipe == PIPE_NONE) | |
d0023d7e | 697 | return _("Instructions do not use parallel execution pipelines."); |
89285fc9 NC |
698 | |
699 | /* Leave this test for last, since it is the only test that can | |
700 | go away if the instructions are swapped, and we want to make | |
701 | sure that any other errors are detected before this happens. */ | |
775fdd0c NC |
702 | if ( a_pipe == PIPE_S |
703 | || b_pipe == PIPE_O) | |
d0023d7e | 704 | return _("Instructions share the same execution pipeline"); |
89285fc9 | 705 | |
775fdd0c NC |
706 | return NULL; |
707 | } | |
775fdd0c | 708 | |
a561cd98 | 709 | /* Force the top bit of the second 16-bit insn to be set. */ |
f2980bb4 | 710 | |
775fdd0c | 711 | static void |
b6930bdf | 712 | make_parallel (buffer) |
a561cd98 | 713 | CGEN_INSN_BYTES_PTR buffer; |
775fdd0c | 714 | { |
a561cd98 MM |
715 | #if CGEN_INT_INSN_P |
716 | *buffer |= 0x8000; | |
717 | #else | |
718 | buffer [CGEN_OPCODE_ENDIAN (gas_cgen_opcode_desc) == CGEN_ENDIAN_BIG ? 0 : 1] | |
719 | |= 0x80; | |
720 | #endif | |
775fdd0c | 721 | } |
f2980bb4 | 722 | |
a561cd98 | 723 | /* Same as make_parallel except buffer contains the bytes in target order. */ |
f2980bb4 | 724 | |
775fdd0c | 725 | static void |
a561cd98 MM |
726 | target_make_parallel (buffer) |
727 | char *buffer; | |
775fdd0c | 728 | { |
e8dedcb3 NC |
729 | buffer [CGEN_OPCODE_ENDIAN (gas_cgen_opcode_desc) == CGEN_ENDIAN_BIG ? 0 : 1] |
730 | |= 0x80; | |
775fdd0c | 731 | } |
775fdd0c | 732 | |
a561cd98 MM |
733 | /* Assemble two instructions with an explicit parallel operation (||) or |
734 | sequential operation (->). */ | |
29388c25 | 735 | |
b6930bdf | 736 | static void |
a561cd98 | 737 | assemble_two_insns (str, str2, parallel_p) |
ebde3f62 | 738 | char * str; |
b6930bdf | 739 | char * str2; |
a561cd98 | 740 | int parallel_p; |
c8cf7e17 | 741 | { |
b6930bdf NC |
742 | char * str3; |
743 | m32r_insn first; | |
744 | m32r_insn second; | |
745 | char * errmsg; | |
a561cd98 MM |
746 | char save_str2 = *str2; |
747 | ||
b6930bdf | 748 | * str2 = 0; /* Seperate the two instructions. */ |
c8cf7e17 | 749 | |
5f02ae57 | 750 | /* Make sure the two insns begin on a 32 bit boundary. |
f5ee0390 | 751 | This is also done for the serial case (foo -> bar), relaxing doesn't |
5f02ae57 DE |
752 | affect insns written like this. |
753 | Note that we must always do this as we can't assume anything about | |
754 | whether we're currently on a 32 bit boundary or not. Relaxing may | |
755 | change this. */ | |
756 | fill_insn (0); | |
ebde3f62 | 757 | |
defc70bf DE |
758 | first.debug_sym_link = debug_sym_link; |
759 | debug_sym_link = (sym_linkS *)0; | |
760 | ||
b6930bdf | 761 | /* Parse the first instruction. */ |
e8dedcb3 NC |
762 | if (! (first.insn = m32r_cgen_assemble_insn |
763 | (gas_cgen_opcode_desc, str, & first.fields, first.buffer, & errmsg))) | |
b6930bdf NC |
764 | { |
765 | as_bad (errmsg); | |
766 | return; | |
767 | } | |
f2980bb4 | 768 | |
29388c25 NC |
769 | /* Check it. */ |
770 | if (CGEN_FIELDS_BITSIZE (&first.fields) != 16) | |
771 | { | |
772 | /* xgettext:c-format */ | |
773 | as_bad (_("not a 16 bit instruction '%s'"), str); | |
774 | return; | |
775 | } | |
776 | else if (! enable_special | |
32c2be76 NC |
777 | && CGEN_INSN_ATTR (first.insn, CGEN_INSN_SPECIAL)) |
778 | { | |
779 | /* xgettext:c-format */ | |
780 | as_bad (_("unknown instruction '%s'"), str); | |
32c2be76 NC |
781 | return; |
782 | } | |
783 | else if (! enable_m32rx | |
f2980bb4 | 784 | /* FIXME: Need standard macro to perform this test. */ |
b6930bdf NC |
785 | && CGEN_INSN_ATTR (first.insn, CGEN_INSN_MACH) == (1 << MACH_M32RX)) |
786 | { | |
32c2be76 | 787 | /* xgettext:c-format */ |
48401fcf | 788 | as_bad (_("instruction '%s' is for the M32RX only"), str); |
b6930bdf | 789 | return; |
ebde3f62 | 790 | } |
32c2be76 | 791 | |
f2980bb4 | 792 | /* Check to see if this is an allowable parallel insn. */ |
a561cd98 | 793 | if (parallel_p && CGEN_INSN_ATTR (first.insn, CGEN_INSN_PIPE) == PIPE_NONE) |
f2980bb4 | 794 | { |
ca6a899d | 795 | /* xgettext:c-format */ |
f2980bb4 DE |
796 | as_bad (_("instruction '%s' cannot be executed in parallel."), str); |
797 | return; | |
a15a45e5 DE |
798 | } |
799 | ||
a561cd98 | 800 | *str2 = save_str2; /* Restore the original assembly text, just in case it is needed. */ |
b6930bdf NC |
801 | str3 = str; /* Save the original string pointer. */ |
802 | str = str2 + 2; /* Advanced past the parsed string. */ | |
803 | str2 = str3; /* Remember the entire string in case it is needed for error messages. */ | |
f2980bb4 | 804 | |
0f829c8e CM |
805 | /* Convert the opcode to lower case. */ |
806 | { | |
807 | char *s2 = str; | |
808 | ||
809 | while (isspace (*s2 ++)) | |
810 | continue; | |
811 | ||
812 | --s2; | |
813 | ||
814 | while (isalnum (*s2)) | |
815 | { | |
816 | if (isupper ((unsigned char) *s2)) | |
817 | *s2 = tolower (*s2); | |
818 | s2 ++; | |
819 | } | |
820 | } | |
821 | ||
b6930bdf | 822 | /* Preserve any fixups that have been generated and reset the list to empty. */ |
0f829c8e | 823 | gas_cgen_save_fixups (); |
b6930bdf | 824 | |
f2980bb4 | 825 | /* Get the indices of the operands of the instruction. */ |
6cf2575a NC |
826 | /* FIXME: CGEN_FIELDS is already recorded, but relying on that fact |
827 | doesn't seem right. Perhaps allow passing fields like we do insn. */ | |
c9cec4ef NC |
828 | /* FIXME: ALIAS insns do not have operands, so we use this function |
829 | to find the equivalent insn and overwrite the value stored in our | |
a15a45e5 DE |
830 | structure. We still need the original insn, however, since this |
831 | may have certain attributes that are not present in the unaliased | |
832 | version (eg relaxability). When aliases behave differently this | |
833 | may have to change. */ | |
834 | first.orig_insn = first.insn; | |
ca6a899d | 835 | first.insn = m32r_cgen_lookup_get_insn_operands |
a561cd98 | 836 | (gas_cgen_opcode_desc, NULL, INSN_VALUE (first.buffer), 16, |
e8dedcb3 | 837 | first.indices); |
ca6a899d | 838 | |
c9cec4ef | 839 | if (first.insn == NULL) |
a561cd98 | 840 | as_fatal (_("internal error: lookup/get operands failed")); |
6cf2575a | 841 | |
defc70bf DE |
842 | second.debug_sym_link = NULL; |
843 | ||
b6930bdf | 844 | /* Parse the second instruction. */ |
e8dedcb3 NC |
845 | if (! (second.insn = m32r_cgen_assemble_insn |
846 | (gas_cgen_opcode_desc, str, & second.fields, second.buffer, & errmsg))) | |
4e9d8dea DE |
847 | { |
848 | as_bad (errmsg); | |
849 | return; | |
850 | } | |
c8cf7e17 | 851 | |
b6930bdf | 852 | /* Check it. */ |
29388c25 NC |
853 | if (CGEN_FIELDS_BITSIZE (&second.fields) != 16) |
854 | { | |
855 | /* xgettext:c-format */ | |
856 | as_bad (_("not a 16 bit instruction '%s'"), str); | |
857 | return; | |
858 | } | |
859 | else if (! enable_special | |
32c2be76 NC |
860 | && CGEN_INSN_ATTR (second.insn, CGEN_INSN_SPECIAL)) |
861 | { | |
862 | /* xgettext:c-format */ | |
863 | as_bad (_("unknown instruction '%s'"), str); | |
32c2be76 NC |
864 | return; |
865 | } | |
866 | else if (! enable_m32rx | |
b6930bdf | 867 | && CGEN_INSN_ATTR (second.insn, CGEN_INSN_MACH) == (1 << MACH_M32RX)) |
ebde3f62 | 868 | { |
32c2be76 | 869 | /* xgettext:c-format */ |
48401fcf | 870 | as_bad (_("instruction '%s' is for the M32RX only"), str); |
ebde3f62 NC |
871 | return; |
872 | } | |
f2980bb4 DE |
873 | |
874 | /* Check to see if this is an allowable parallel insn. */ | |
a561cd98 | 875 | if (parallel_p && CGEN_INSN_ATTR (second.insn, CGEN_INSN_PIPE) == PIPE_NONE) |
f2980bb4 | 876 | { |
ca6a899d | 877 | /* xgettext:c-format */ |
f2980bb4 DE |
878 | as_bad (_("instruction '%s' cannot be executed in parallel."), str); |
879 | return; | |
880 | } | |
ebde3f62 | 881 | |
a561cd98 | 882 | if (parallel_p && ! enable_m32rx) |
ebde3f62 | 883 | { |
f2980bb4 DE |
884 | if (CGEN_INSN_NUM (first.insn) != M32R_INSN_NOP |
885 | && CGEN_INSN_NUM (second.insn) != M32R_INSN_NOP) | |
ebde3f62 | 886 | { |
32c2be76 | 887 | /* xgettext:c-format */ |
48401fcf | 888 | as_bad (_("'%s': only the NOP instruction can be issued in parallel on the m32r"), str2); |
b6930bdf | 889 | return; |
ebde3f62 | 890 | } |
b6930bdf | 891 | } |
9121b102 | 892 | |
f2980bb4 | 893 | /* Get the indices of the operands of the instruction. */ |
a15a45e5 | 894 | second.orig_insn = second.insn; |
ca6a899d | 895 | second.insn = m32r_cgen_lookup_get_insn_operands |
a561cd98 | 896 | (gas_cgen_opcode_desc, NULL, INSN_VALUE (second.buffer), 16, |
e8dedcb3 | 897 | second.indices); |
ca6a899d | 898 | |
c9cec4ef | 899 | if (second.insn == NULL) |
a561cd98 | 900 | as_fatal (_("internal error: lookup/get operands failed")); |
6cf2575a | 901 | |
b6930bdf NC |
902 | /* We assume that if the first instruction writes to a register that is |
903 | read by the second instruction it is because the programmer intended | |
904 | this to happen, (after all they have explicitly requested that these | |
26192c50 NC |
905 | two instructions be executed in parallel). Although if the global |
906 | variable warn_explicit_parallel_conflicts is true then we do generate | |
907 | a warning message. Similarly we assume that parallel branch and jump | |
00aa5b17 | 908 | instructions are deliberate and should not produce errors. */ |
b6930bdf | 909 | |
a561cd98 | 910 | if (parallel_p && warn_explicit_parallel_conflicts) |
b6930bdf | 911 | { |
6cf2575a | 912 | if (first_writes_to_seconds_operands (& first, & second, false)) |
32c2be76 | 913 | /* xgettext:c-format */ |
48401fcf | 914 | as_warn (_("%s: output of 1st instruction is the same as an input to 2nd instruction - is this intentional ?"), str2); |
26192c50 | 915 | |
6cf2575a | 916 | if (first_writes_to_seconds_operands (& second, & first, false)) |
32c2be76 | 917 | /* xgettext:c-format */ |
48401fcf | 918 | as_warn (_("%s: output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?"), str2); |
00aa5b17 DE |
919 | } |
920 | ||
f5ee0390 DE |
921 | if (!parallel_p |
922 | || (errmsg = (char *) can_make_parallel (& first, & second)) == NULL) | |
00aa5b17 | 923 | { |
b6930bdf | 924 | /* Get the fixups for the first instruction. */ |
e8dedcb3 | 925 | gas_cgen_swap_fixups (); |
b6930bdf NC |
926 | |
927 | /* Write it out. */ | |
defc70bf | 928 | expand_debug_syms (first.debug_sym_link, 1); |
e8dedcb3 | 929 | gas_cgen_finish_insn (first.orig_insn, first.buffer, |
defc70bf | 930 | CGEN_FIELDS_BITSIZE (& first.fields), 0, NULL); |
ebde3f62 | 931 | |
b6930bdf | 932 | /* Force the top bit of the second insn to be set. */ |
a561cd98 MM |
933 | if (parallel_p) |
934 | make_parallel (second.buffer); | |
ebde3f62 | 935 | |
b6930bdf | 936 | /* Get its fixups. */ |
e8dedcb3 | 937 | gas_cgen_restore_fixups (); |
775fdd0c | 938 | |
b6930bdf | 939 | /* Write it out. */ |
defc70bf | 940 | expand_debug_syms (second.debug_sym_link, 1); |
e8dedcb3 | 941 | gas_cgen_finish_insn (second.orig_insn, second.buffer, |
defc70bf | 942 | CGEN_FIELDS_BITSIZE (& second.fields), 0, NULL); |
b6930bdf | 943 | } |
89285fc9 | 944 | /* Try swapping the instructions to see if they work that way. */ |
6cf2575a | 945 | else if (can_make_parallel (& second, & first) == NULL) |
b6930bdf NC |
946 | { |
947 | /* Write out the second instruction first. */ | |
defc70bf | 948 | expand_debug_syms (second.debug_sym_link, 1); |
e8dedcb3 | 949 | gas_cgen_finish_insn (second.orig_insn, second.buffer, |
defc70bf | 950 | CGEN_FIELDS_BITSIZE (& second.fields), 0, NULL); |
775fdd0c | 951 | |
b6930bdf NC |
952 | /* Force the top bit of the first instruction to be set. */ |
953 | make_parallel (first.buffer); | |
954 | ||
955 | /* Get the fixups for the first instruction. */ | |
e8dedcb3 | 956 | gas_cgen_restore_fixups (); |
b6930bdf NC |
957 | |
958 | /* Write out the first instruction. */ | |
defc70bf | 959 | expand_debug_syms (first.debug_sym_link, 1); |
e8dedcb3 | 960 | gas_cgen_finish_insn (first.orig_insn, first.buffer, |
defc70bf | 961 | CGEN_FIELDS_BITSIZE (& first.fields), 0, NULL); |
b6930bdf NC |
962 | } |
963 | else | |
964 | { | |
965 | as_bad ("'%s': %s", str2, errmsg); | |
966 | return; | |
967 | } | |
ebde3f62 | 968 | |
b6930bdf NC |
969 | /* Set these so m32r_fill_insn can use them. */ |
970 | prev_seg = now_seg; | |
971 | prev_subseg = now_subseg; | |
b6930bdf | 972 | } |
55a4759f | 973 | |
5f02ae57 | 974 | /* end-sanitize-cygnus */ |
b6930bdf NC |
975 | |
976 | ||
977 | void | |
978 | md_assemble (str) | |
979 | char * str; | |
980 | { | |
981 | m32r_insn insn; | |
982 | char * errmsg; | |
983 | char * str2 = NULL; | |
984 | ||
985 | /* Initialize GAS's cgen interface for a new instruction. */ | |
e8dedcb3 | 986 | gas_cgen_init_parse (); |
b6930bdf | 987 | |
5f02ae57 | 988 | /* start-sanitize-cygnus */ |
b6930bdf NC |
989 | /* Look for a parallel instruction seperator. */ |
990 | if ((str2 = strstr (str, "||")) != NULL) | |
991 | { | |
a561cd98 MM |
992 | assemble_two_insns (str, str2, 1); |
993 | return; | |
994 | } | |
995 | ||
996 | /* Also look for a sequential instruction seperator. */ | |
997 | if ((str2 = strstr (str, "->")) != NULL) | |
998 | { | |
999 | assemble_two_insns (str, str2, 0); | |
b6930bdf | 1000 | return; |
ebde3f62 | 1001 | } |
5f02ae57 | 1002 | /* end-sanitize-cygnus */ |
b6930bdf | 1003 | |
defc70bf DE |
1004 | insn.debug_sym_link = debug_sym_link; |
1005 | debug_sym_link = (sym_linkS *)0; | |
1006 | ||
e8dedcb3 NC |
1007 | insn.insn = m32r_cgen_assemble_insn |
1008 | (gas_cgen_opcode_desc, str, & insn.fields, insn.buffer, & errmsg); | |
ca6a899d | 1009 | |
b6930bdf NC |
1010 | if (!insn.insn) |
1011 | { | |
1012 | as_bad (errmsg); | |
1013 | return; | |
1014 | } | |
1015 | ||
5f02ae57 | 1016 | /* start-sanitize-cygnus */ |
32c2be76 NC |
1017 | if (! enable_special |
1018 | && CGEN_INSN_ATTR (insn.insn, CGEN_INSN_SPECIAL)) | |
1019 | { | |
1020 | /* xgettext:c-format */ | |
1021 | as_bad (_("unknown instruction '%s'"), str); | |
32c2be76 NC |
1022 | return; |
1023 | } | |
1024 | else if (! enable_m32rx | |
1025 | && CGEN_INSN_ATTR (insn.insn, CGEN_INSN_MACH) == (1 << MACH_M32RX)) | |
b6930bdf | 1026 | { |
32c2be76 | 1027 | /* xgettext:c-format */ |
48401fcf | 1028 | as_bad (_("instruction '%s' is for the M32RX only"), str); |
b6930bdf NC |
1029 | return; |
1030 | } | |
5f02ae57 | 1031 | /* end-sanitize-cygnus */ |
b6930bdf NC |
1032 | |
1033 | if (CGEN_INSN_BITSIZE (insn.insn) == 32) | |
c8cf7e17 DE |
1034 | { |
1035 | /* 32 bit insns must live on 32 bit boundaries. */ | |
b6930bdf | 1036 | if (prev_insn.insn || seen_relaxable_p) |
ebde3f62 | 1037 | { |
0c22a4c1 | 1038 | /* ??? If calling fill_insn too many times turns us into a memory |
e8dedcb3 NC |
1039 | pig, can we call a fn to assemble a nop instead of |
1040 | !seen_relaxable_p? */ | |
ebde3f62 NC |
1041 | fill_insn (0); |
1042 | } | |
f2980bb4 | 1043 | |
defc70bf DE |
1044 | expand_debug_syms (insn.debug_sym_link, 2); |
1045 | ||
f2980bb4 | 1046 | /* Doesn't really matter what we pass for RELAX_P here. */ |
e8dedcb3 | 1047 | gas_cgen_finish_insn (insn.insn, insn.buffer, |
defc70bf | 1048 | CGEN_FIELDS_BITSIZE (& insn.fields), 1, NULL); |
c8cf7e17 DE |
1049 | } |
1050 | else | |
1051 | { | |
defc70bf | 1052 | int on_32bit_boundary_p; |
5f02ae57 | 1053 | /* start-sanitize-cygnus */ |
b6930bdf | 1054 | int swap = false; |
5f02ae57 | 1055 | /* end-sanitize-cygnus */ |
f2980bb4 | 1056 | |
b6930bdf NC |
1057 | if (CGEN_INSN_BITSIZE (insn.insn) != 16) |
1058 | abort(); | |
f2980bb4 | 1059 | |
defc70bf | 1060 | insn.orig_insn = insn.insn; |
5f02ae57 | 1061 | /* start-sanitize-cygnus */ |
29388c25 NC |
1062 | /* If the previous insn was relaxable, then it may be expanded |
1063 | to fill the current 16 bit slot. Emit a NOP here to occupy | |
1064 | this slot, so that we can start at optimizing at a 32 bit | |
1065 | boundary. */ | |
1066 | if (prev_insn.insn && seen_relaxable_p && optimize) | |
1067 | fill_insn (0); | |
1068 | ||
f2980bb4 DE |
1069 | if (enable_m32rx) |
1070 | { | |
1071 | /* Get the indices of the operands of the instruction. | |
1072 | FIXME: See assemble_parallel for notes on orig_insn. */ | |
ca6a899d | 1073 | insn.insn = m32r_cgen_lookup_get_insn_operands |
a561cd98 | 1074 | (gas_cgen_opcode_desc, NULL, INSN_VALUE (insn.buffer), |
e8dedcb3 | 1075 | 16, insn.indices); |
ca6a899d | 1076 | |
f2980bb4 | 1077 | if (insn.insn == NULL) |
a561cd98 | 1078 | as_fatal (_("internal error: lookup/get operands failed")); |
f2980bb4 | 1079 | } |
5f02ae57 | 1080 | /* end-sanitize-cygnus */ |
6cf2575a | 1081 | |
defc70bf | 1082 | /* Compute whether we're on a 32 bit boundary or not. |
b6930bdf | 1083 | prev_insn.insn is NULL when we're on a 32 bit boundary. */ |
defc70bf | 1084 | on_32bit_boundary_p = prev_insn.insn == NULL; |
f2980bb4 | 1085 | |
5f02ae57 | 1086 | /* start-sanitize-cygnus */ |
defc70bf DE |
1087 | /* Look to see if this instruction can be combined with the |
1088 | previous instruction to make one, parallel, 32 bit instruction. | |
1089 | If the previous instruction (potentially) changed the flow of | |
1090 | program control, then it cannot be combined with the current | |
1091 | instruction. If the current instruction is relaxable, then it | |
1092 | might be replaced with a longer version, so we cannot combine it. | |
1093 | Also if the output of the previous instruction is used as an | |
1094 | input to the current instruction then it cannot be combined. | |
1095 | Otherwise call can_make_parallel() with both orderings of the | |
1096 | instructions to see if they can be combined. */ | |
1097 | if ( ! on_32bit_boundary_p | |
1098 | && enable_m32rx | |
1099 | && optimize | |
1100 | && CGEN_INSN_ATTR (insn.orig_insn, CGEN_INSN_RELAXABLE) == 0 | |
1101 | && ! writes_to_pc (& prev_insn) | |
1102 | && ! first_writes_to_seconds_operands (& prev_insn, &insn, false) | |
1103 | ) | |
775fdd0c | 1104 | { |
defc70bf DE |
1105 | if (can_make_parallel (& prev_insn, & insn) == NULL) |
1106 | make_parallel (insn.buffer); | |
1107 | else if (can_make_parallel (& insn, & prev_insn) == NULL) | |
1108 | swap = true; | |
775fdd0c | 1109 | } |
5f02ae57 | 1110 | /* end-sanitize-cygnus */ |
defc70bf DE |
1111 | |
1112 | expand_debug_syms (insn.debug_sym_link, 1); | |
1113 | ||
1114 | { | |
1115 | int i; | |
1116 | finished_insnS fi; | |
1117 | ||
1118 | /* Ensure each pair of 16 bit insns is in the same frag. */ | |
1119 | frag_grow (4); | |
c8cf7e17 | 1120 | |
e8dedcb3 | 1121 | gas_cgen_finish_insn (insn.orig_insn, insn.buffer, |
defc70bf DE |
1122 | CGEN_FIELDS_BITSIZE (& insn.fields), |
1123 | 1 /*relax_p*/, &fi); | |
1124 | insn.addr = fi.addr; | |
1125 | insn.frag = fi.frag; | |
1126 | insn.num_fixups = fi.num_fixups; | |
1127 | for (i = 0; i < fi.num_fixups; ++i) | |
1128 | insn.fixups[i] = fi.fixups[i]; | |
1129 | } | |
b6930bdf | 1130 | |
5f02ae57 | 1131 | /* start-sanitize-cygnus */ |
b6930bdf NC |
1132 | if (swap) |
1133 | { | |
defc70bf | 1134 | int i,tmp; |
f2980bb4 | 1135 | |
b6930bdf NC |
1136 | #define SWAP_BYTES(a,b) tmp = a; a = b; b = tmp |
1137 | ||
1138 | /* Swap the two insns */ | |
1139 | SWAP_BYTES (prev_insn.addr [0], insn.addr [0]); | |
1140 | SWAP_BYTES (prev_insn.addr [1], insn.addr [1]); | |
1141 | ||
a561cd98 | 1142 | target_make_parallel (insn.addr); |
b6930bdf NC |
1143 | |
1144 | /* Swap any relaxable frags recorded for the two insns. */ | |
defc70bf | 1145 | /* FIXME: Clarify. relaxation precludes parallel insns */ |
b6930bdf | 1146 | if (prev_insn.frag->fr_opcode == prev_insn.addr) |
b86c0dd3 | 1147 | prev_insn.frag->fr_opcode = insn.addr; |
b6930bdf | 1148 | else if (insn.frag->fr_opcode == insn.addr) |
b86c0dd3 | 1149 | insn.frag->fr_opcode = prev_insn.addr; |
b6930bdf | 1150 | |
defc70bf DE |
1151 | /* Update the addresses in any fixups. |
1152 | Note that we don't have to handle the case where each insn is in | |
1153 | a different frag as we ensure they're in the same frag above. */ | |
1154 | for (i = 0; i < prev_insn.num_fixups; ++i) | |
1155 | prev_insn.fixups[i]->fx_where += 2; | |
1156 | for (i = 0; i < insn.num_fixups; ++i) | |
1157 | insn.fixups[i]->fx_where -= 2; | |
1158 | } | |
5f02ae57 | 1159 | /* end-sanitize-cygnus */ |
defc70bf DE |
1160 | |
1161 | /* Keep track of whether we've seen a pair of 16 bit insns. | |
1162 | prev_insn.insn is NULL when we're on a 32 bit boundary. */ | |
1163 | if (on_32bit_boundary_p) | |
1164 | prev_insn = insn; | |
1165 | else | |
1166 | prev_insn.insn = NULL; | |
b6930bdf | 1167 | |
c8cf7e17 DE |
1168 | /* If the insn needs the following one to be on a 32 bit boundary |
1169 | (e.g. subroutine calls), fill this insn's slot. */ | |
defc70bf | 1170 | if (on_32bit_boundary_p |
f2980bb4 | 1171 | && CGEN_INSN_ATTR (insn.orig_insn, CGEN_INSN_FILL_SLOT) != 0) |
c8cf7e17 | 1172 | fill_insn (0); |
c8cf7e17 | 1173 | |
775fdd0c | 1174 | /* If this is a relaxable insn (can be replaced with a larger version) |
b6930bdf NC |
1175 | mark the fact so that we can emit an alignment directive for a |
1176 | following 32 bit insn if we see one. */ | |
f2980bb4 | 1177 | if (CGEN_INSN_ATTR (insn.orig_insn, CGEN_INSN_RELAXABLE) != 0) |
775fdd0c NC |
1178 | seen_relaxable_p = 1; |
1179 | } | |
c8cf7e17 DE |
1180 | |
1181 | /* Set these so m32r_fill_insn can use them. */ | |
ebde3f62 | 1182 | prev_seg = now_seg; |
c8cf7e17 DE |
1183 | prev_subseg = now_subseg; |
1184 | } | |
1185 | ||
1186 | /* The syntax in the manual says constants begin with '#'. | |
1187 | We just ignore it. */ | |
1188 | ||
1189 | void | |
1190 | md_operand (expressionP) | |
ebde3f62 | 1191 | expressionS * expressionP; |
c8cf7e17 | 1192 | { |
ebde3f62 | 1193 | if (* input_line_pointer == '#') |
c8cf7e17 | 1194 | { |
ebde3f62 | 1195 | input_line_pointer ++; |
c8cf7e17 DE |
1196 | expression (expressionP); |
1197 | } | |
1198 | } | |
1199 | ||
1200 | valueT | |
1201 | md_section_align (segment, size) | |
ebde3f62 | 1202 | segT segment; |
c8cf7e17 DE |
1203 | valueT size; |
1204 | { | |
1205 | int align = bfd_get_section_alignment (stdoutput, segment); | |
1206 | return ((size + (1 << align) - 1) & (-1 << align)); | |
1207 | } | |
1208 | ||
1209 | symbolS * | |
1210 | md_undefined_symbol (name) | |
ebde3f62 | 1211 | char * name; |
c8cf7e17 DE |
1212 | { |
1213 | return 0; | |
1214 | } | |
1215 | \f | |
1216 | /* .scomm pseudo-op handler. | |
1217 | ||
1218 | This is a new pseudo-op to handle putting objects in .scommon. | |
1219 | By doing this the linker won't need to do any work and more importantly | |
1220 | it removes the implicit -G arg necessary to correctly link the object file. | |
1221 | */ | |
1222 | ||
1223 | static void | |
1224 | m32r_scomm (ignore) | |
1225 | int ignore; | |
1226 | { | |
ebde3f62 NC |
1227 | register char * name; |
1228 | register char c; | |
1229 | register char * p; | |
1230 | offsetT size; | |
1231 | register symbolS * symbolP; | |
1232 | offsetT align; | |
1233 | int align2; | |
c8cf7e17 DE |
1234 | |
1235 | name = input_line_pointer; | |
1236 | c = get_symbol_end (); | |
1237 | ||
1238 | /* just after name is now '\0' */ | |
1239 | p = input_line_pointer; | |
ebde3f62 | 1240 | * p = c; |
c8cf7e17 | 1241 | SKIP_WHITESPACE (); |
ebde3f62 | 1242 | if (* input_line_pointer != ',') |
c8cf7e17 | 1243 | { |
48401fcf | 1244 | as_bad (_("Expected comma after symbol-name: rest of line ignored.")); |
c8cf7e17 DE |
1245 | ignore_rest_of_line (); |
1246 | return; | |
1247 | } | |
1248 | ||
b6930bdf | 1249 | input_line_pointer ++; /* skip ',' */ |
c8cf7e17 DE |
1250 | if ((size = get_absolute_expression ()) < 0) |
1251 | { | |
ca6a899d | 1252 | /* xgettext:c-format */ |
48401fcf | 1253 | as_warn (_(".SCOMMon length (%ld.) <0! Ignored."), (long) size); |
c8cf7e17 DE |
1254 | ignore_rest_of_line (); |
1255 | return; | |
1256 | } | |
1257 | ||
1258 | /* The third argument to .scomm is the alignment. */ | |
ebde3f62 | 1259 | if (* input_line_pointer != ',') |
c8cf7e17 DE |
1260 | align = 8; |
1261 | else | |
1262 | { | |
ebde3f62 | 1263 | ++ input_line_pointer; |
c8cf7e17 DE |
1264 | align = get_absolute_expression (); |
1265 | if (align <= 0) | |
1266 | { | |
48401fcf | 1267 | as_warn (_("ignoring bad alignment")); |
c8cf7e17 DE |
1268 | align = 8; |
1269 | } | |
1270 | } | |
1271 | /* Convert to a power of 2 alignment. */ | |
1272 | if (align) | |
1273 | { | |
ebde3f62 | 1274 | for (align2 = 0; (align & 1) == 0; align >>= 1, ++ align2) |
c8cf7e17 DE |
1275 | continue; |
1276 | if (align != 1) | |
1277 | { | |
48401fcf | 1278 | as_bad (_("Common alignment not a power of 2")); |
c8cf7e17 DE |
1279 | ignore_rest_of_line (); |
1280 | return; | |
1281 | } | |
1282 | } | |
1283 | else | |
1284 | align2 = 0; | |
1285 | ||
ebde3f62 | 1286 | * p = 0; |
c8cf7e17 | 1287 | symbolP = symbol_find_or_make (name); |
ebde3f62 | 1288 | * p = c; |
c8cf7e17 DE |
1289 | |
1290 | if (S_IS_DEFINED (symbolP)) | |
1291 | { | |
ca6a899d | 1292 | /* xgettext:c-format */ |
48401fcf | 1293 | as_bad (_("Ignoring attempt to re-define symbol `%s'."), |
c8cf7e17 DE |
1294 | S_GET_NAME (symbolP)); |
1295 | ignore_rest_of_line (); | |
1296 | return; | |
1297 | } | |
1298 | ||
1299 | if (S_GET_VALUE (symbolP) && S_GET_VALUE (symbolP) != (valueT) size) | |
1300 | { | |
ca6a899d | 1301 | /* xgettext:c-format */ |
48401fcf | 1302 | as_bad (_("Length of .scomm \"%s\" is already %ld. Not changed to %ld."), |
c8cf7e17 DE |
1303 | S_GET_NAME (symbolP), |
1304 | (long) S_GET_VALUE (symbolP), | |
1305 | (long) size); | |
1306 | ||
1307 | ignore_rest_of_line (); | |
1308 | return; | |
1309 | } | |
1310 | ||
1311 | if (symbolP->local) | |
1312 | { | |
ebde3f62 NC |
1313 | segT old_sec = now_seg; |
1314 | int old_subsec = now_subseg; | |
1315 | char * pfrag; | |
c8cf7e17 DE |
1316 | |
1317 | record_alignment (sbss_section, align2); | |
1318 | subseg_set (sbss_section, 0); | |
775fdd0c | 1319 | |
c8cf7e17 DE |
1320 | if (align2) |
1321 | frag_align (align2, 0, 0); | |
775fdd0c | 1322 | |
c8cf7e17 DE |
1323 | if (S_GET_SEGMENT (symbolP) == sbss_section) |
1324 | symbolP->sy_frag->fr_symbol = 0; | |
775fdd0c | 1325 | |
c8cf7e17 | 1326 | symbolP->sy_frag = frag_now; |
b6930bdf | 1327 | |
c8cf7e17 DE |
1328 | pfrag = frag_var (rs_org, 1, 1, (relax_substateT) 0, symbolP, size, |
1329 | (char *) 0); | |
ebde3f62 | 1330 | * pfrag = 0; |
c8cf7e17 DE |
1331 | S_SET_SIZE (symbolP, size); |
1332 | S_SET_SEGMENT (symbolP, sbss_section); | |
1333 | S_CLEAR_EXTERNAL (symbolP); | |
1334 | subseg_set (old_sec, old_subsec); | |
1335 | } | |
1336 | else | |
1337 | { | |
1338 | S_SET_VALUE (symbolP, (valueT) size); | |
1339 | S_SET_ALIGN (symbolP, align2); | |
1340 | S_SET_EXTERNAL (symbolP); | |
b6930bdf | 1341 | S_SET_SEGMENT (symbolP, & scom_section); |
c8cf7e17 DE |
1342 | } |
1343 | ||
1344 | demand_empty_rest_of_line (); | |
1345 | } | |
1346 | \f | |
1347 | /* Interface to relax_segment. */ | |
1348 | ||
1349 | /* FIXME: Build table by hand, get it working, then machine generate. */ | |
1350 | ||
1351 | const relax_typeS md_relax_table[] = | |
1352 | { | |
1353 | /* The fields are: | |
1354 | 1) most positive reach of this state, | |
1355 | 2) most negative reach of this state, | |
1356 | 3) how many bytes this mode will add to the size of the current frag | |
1357 | 4) which index into the table to try if we can't fit into this one. */ | |
1358 | ||
1359 | /* The first entry must be unused because an `rlx_more' value of zero ends | |
1360 | each list. */ | |
1361 | {1, 1, 0, 0}, | |
1362 | ||
1363 | /* The displacement used by GAS is from the end of the 2 byte insn, | |
1364 | so we subtract 2 from the following. */ | |
1365 | /* 16 bit insn, 8 bit disp -> 10 bit range. | |
1366 | This doesn't handle a branch in the right slot at the border: | |
1367 | the "& -4" isn't taken into account. It's not important enough to | |
1368 | complicate things over it, so we subtract an extra 2 (or + 2 in -ve | |
1369 | case). */ | |
1370 | {511 - 2 - 2, -512 - 2 + 2, 0, 2 }, | |
1371 | /* 32 bit insn, 24 bit disp -> 26 bit range. */ | |
1372 | {0x2000000 - 1 - 2, -0x2000000 - 2, 2, 0 }, | |
1373 | /* Same thing, but with leading nop for alignment. */ | |
1374 | {0x2000000 - 1 - 2, -0x2000000 - 2, 4, 0 } | |
1375 | }; | |
1376 | ||
1377 | long | |
1378 | m32r_relax_frag (fragP, stretch) | |
ebde3f62 NC |
1379 | fragS * fragP; |
1380 | long stretch; | |
c8cf7e17 DE |
1381 | { |
1382 | /* Address of branch insn. */ | |
1383 | long address = fragP->fr_address + fragP->fr_fix - 2; | |
1384 | long growth = 0; | |
1385 | ||
1386 | /* Keep 32 bit insns aligned on 32 bit boundaries. */ | |
1387 | if (fragP->fr_subtype == 2) | |
1388 | { | |
1389 | if ((address & 3) != 0) | |
1390 | { | |
1391 | fragP->fr_subtype = 3; | |
1392 | growth = 2; | |
1393 | } | |
1394 | } | |
1395 | else if (fragP->fr_subtype == 3) | |
1396 | { | |
1397 | if ((address & 3) == 0) | |
1398 | { | |
1399 | fragP->fr_subtype = 2; | |
1400 | growth = -2; | |
1401 | } | |
1402 | } | |
1403 | else | |
1404 | { | |
1405 | growth = relax_frag (fragP, stretch); | |
1406 | ||
1407 | /* Long jump on odd halfword boundary? */ | |
1408 | if (fragP->fr_subtype == 2 && (address & 3) != 0) | |
1409 | { | |
1410 | fragP->fr_subtype = 3; | |
1411 | growth += 2; | |
1412 | } | |
1413 | } | |
1414 | ||
1415 | return growth; | |
1416 | } | |
1417 | ||
1418 | /* Return an initial guess of the length by which a fragment must grow to | |
1419 | hold a branch to reach its destination. | |
1420 | Also updates fr_type/fr_subtype as necessary. | |
1421 | ||
1422 | Called just before doing relaxation. | |
1423 | Any symbol that is now undefined will not become defined. | |
1424 | The guess for fr_var is ACTUALLY the growth beyond fr_fix. | |
1425 | Whatever we do to grow fr_fix or fr_var contributes to our returned value. | |
1426 | Although it may not be explicit in the frag, pretend fr_var starts with a | |
1427 | 0 value. */ | |
1428 | ||
1429 | int | |
1430 | md_estimate_size_before_relax (fragP, segment) | |
ebde3f62 NC |
1431 | fragS * fragP; |
1432 | segT segment; | |
c8cf7e17 | 1433 | { |
ebde3f62 | 1434 | int old_fr_fix = fragP->fr_fix; |
c8cf7e17 DE |
1435 | |
1436 | /* The only thing we have to handle here are symbols outside of the | |
1437 | current segment. They may be undefined or in a different segment in | |
1438 | which case linker scripts may place them anywhere. | |
1439 | However, we can't finish the fragment here and emit the reloc as insn | |
1440 | alignment requirements may move the insn about. */ | |
1441 | ||
1442 | if (S_GET_SEGMENT (fragP->fr_symbol) != segment) | |
1443 | { | |
1444 | /* The symbol is undefined in this segment. | |
1445 | Change the relaxation subtype to the max allowable and leave | |
1446 | all further handling to md_convert_frag. */ | |
1447 | fragP->fr_subtype = 2; | |
1448 | ||
1449 | #if 0 /* Can't use this, but leave in for illustration. */ | |
1450 | /* Change 16 bit insn to 32 bit insn. */ | |
e8dedcb3 | 1451 | fragP->fr_opcode[0] |= 0x80; |
c8cf7e17 DE |
1452 | |
1453 | /* Increase known (fixed) size of fragment. */ | |
1454 | fragP->fr_fix += 2; | |
1455 | ||
1456 | /* Create a relocation for it. */ | |
1457 | fix_new (fragP, old_fr_fix, 4, | |
1458 | fragP->fr_symbol, | |
1459 | fragP->fr_offset, 1 /* pcrel */, | |
1460 | /* FIXME: Can't use a real BFD reloc here. | |
e8dedcb3 | 1461 | gas_cgen_md_apply_fix3 can't handle it. */ |
c8cf7e17 DE |
1462 | BFD_RELOC_M32R_26_PCREL); |
1463 | ||
1464 | /* Mark this fragment as finished. */ | |
1465 | frag_wane (fragP); | |
1466 | #else | |
a450e9f4 | 1467 | { |
ebde3f62 NC |
1468 | const CGEN_INSN * insn; |
1469 | int i; | |
a450e9f4 NC |
1470 | |
1471 | /* Update the recorded insn. | |
1472 | Fortunately we don't have to look very far. | |
1473 | FIXME: Change this to record in the instruction the next higher | |
1474 | relaxable insn to use. */ | |
1475 | for (i = 0, insn = fragP->fr_cgen.insn; i < 4; i++, insn++) | |
1476 | { | |
b5e9e562 DE |
1477 | if ((strcmp (CGEN_INSN_MNEMONIC (insn), |
1478 | CGEN_INSN_MNEMONIC (fragP->fr_cgen.insn)) | |
a450e9f4 NC |
1479 | == 0) |
1480 | && CGEN_INSN_ATTR (insn, CGEN_INSN_RELAX)) | |
1481 | break; | |
1482 | } | |
1483 | if (i == 4) | |
1484 | abort (); | |
b6930bdf | 1485 | |
a450e9f4 NC |
1486 | fragP->fr_cgen.insn = insn; |
1487 | return 2; | |
1488 | } | |
c8cf7e17 DE |
1489 | #endif |
1490 | } | |
1491 | ||
1492 | return (fragP->fr_var + fragP->fr_fix - old_fr_fix); | |
1493 | } | |
1494 | ||
1495 | /* *fragP has been relaxed to its final size, and now needs to have | |
1496 | the bytes inside it modified to conform to the new size. | |
1497 | ||
1498 | Called after relaxation is finished. | |
1499 | fragP->fr_type == rs_machine_dependent. | |
1500 | fragP->fr_subtype is the subtype of what the address relaxed to. */ | |
1501 | ||
1502 | void | |
1503 | md_convert_frag (abfd, sec, fragP) | |
775fdd0c NC |
1504 | bfd * abfd; |
1505 | segT sec; | |
1506 | fragS * fragP; | |
c8cf7e17 | 1507 | { |
ebde3f62 NC |
1508 | char * opcode; |
1509 | char * displacement; | |
1510 | int target_address; | |
1511 | int opcode_address; | |
1512 | int extension; | |
1513 | int addend; | |
c8cf7e17 DE |
1514 | |
1515 | opcode = fragP->fr_opcode; | |
1516 | ||
1517 | /* Address opcode resides at in file space. */ | |
1518 | opcode_address = fragP->fr_address + fragP->fr_fix - 2; | |
1519 | ||
1520 | switch (fragP->fr_subtype) | |
1521 | { | |
1522 | case 1 : | |
1523 | extension = 0; | |
ebde3f62 | 1524 | displacement = & opcode[1]; |
c8cf7e17 DE |
1525 | break; |
1526 | case 2 : | |
1527 | opcode[0] |= 0x80; | |
1528 | extension = 2; | |
ebde3f62 | 1529 | displacement = & opcode[1]; |
c8cf7e17 DE |
1530 | break; |
1531 | case 3 : | |
1532 | opcode[2] = opcode[0] | 0x80; | |
1533 | md_number_to_chars (opcode, PAR_NOP_INSN, 2); | |
1534 | opcode_address += 2; | |
1535 | extension = 4; | |
ebde3f62 | 1536 | displacement = & opcode[3]; |
c8cf7e17 DE |
1537 | break; |
1538 | default : | |
1539 | abort (); | |
1540 | } | |
1541 | ||
1542 | if (S_GET_SEGMENT (fragP->fr_symbol) != sec) | |
1543 | { | |
1544 | /* symbol must be resolved by linker */ | |
1545 | if (fragP->fr_offset & 3) | |
48401fcf | 1546 | as_warn (_("Addend to unresolved symbol not on word boundary.")); |
c8cf7e17 DE |
1547 | addend = fragP->fr_offset >> 2; |
1548 | } | |
1549 | else | |
1550 | { | |
1551 | /* Address we want to reach in file space. */ | |
1552 | target_address = S_GET_VALUE (fragP->fr_symbol) + fragP->fr_offset; | |
1553 | target_address += fragP->fr_symbol->sy_frag->fr_address; | |
1554 | addend = (target_address - (opcode_address & -4)) >> 2; | |
1555 | } | |
1556 | ||
1557 | /* Create a relocation for symbols that must be resolved by the linker. | |
1558 | Otherwise output the completed insn. */ | |
1559 | ||
1560 | if (S_GET_SEGMENT (fragP->fr_symbol) != sec) | |
1561 | { | |
1562 | assert (fragP->fr_subtype != 1); | |
a450e9f4 | 1563 | assert (fragP->fr_cgen.insn != 0); |
e8dedcb3 NC |
1564 | gas_cgen_record_fixup (fragP, |
1565 | /* Offset of branch insn in frag. */ | |
1566 | fragP->fr_fix + extension - 4, | |
1567 | fragP->fr_cgen.insn, | |
1568 | 4 /*length*/, | |
1569 | /* FIXME: quick hack */ | |
c8cf7e17 | 1570 | #if 0 |
e8dedcb3 | 1571 | CGEN_OPERAND_ENTRY (fragP->fr_cgen.opindex), |
c8cf7e17 | 1572 | #else |
e8dedcb3 | 1573 | CGEN_OPERAND_ENTRY (M32R_OPERAND_DISP24), |
c8cf7e17 | 1574 | #endif |
e8dedcb3 NC |
1575 | fragP->fr_cgen.opinfo, |
1576 | fragP->fr_symbol, fragP->fr_offset); | |
c8cf7e17 DE |
1577 | } |
1578 | ||
1579 | #define SIZE_FROM_RELAX_STATE(n) ((n) == 1 ? 1 : 3) | |
1580 | ||
1581 | md_number_to_chars (displacement, (valueT) addend, | |
1582 | SIZE_FROM_RELAX_STATE (fragP->fr_subtype)); | |
1583 | ||
1584 | fragP->fr_fix += extension; | |
1585 | } | |
1586 | \f | |
1587 | /* Functions concerning relocs. */ | |
1588 | ||
1589 | /* The location from which a PC relative jump should be calculated, | |
1590 | given a PC relative reloc. */ | |
1591 | ||
1592 | long | |
1593 | md_pcrel_from_section (fixP, sec) | |
ebde3f62 NC |
1594 | fixS * fixP; |
1595 | segT sec; | |
c8cf7e17 DE |
1596 | { |
1597 | if (fixP->fx_addsy != (symbolS *) NULL | |
1598 | && (! S_IS_DEFINED (fixP->fx_addsy) | |
1599 | || S_GET_SEGMENT (fixP->fx_addsy) != sec)) | |
1600 | { | |
1601 | /* The symbol is undefined (or is defined but not in this section). | |
1602 | Let the linker figure it out. */ | |
1603 | return 0; | |
1604 | } | |
1605 | ||
1606 | return (fixP->fx_frag->fr_address + fixP->fx_where) & -4L; | |
1607 | } | |
1608 | ||
1609 | /* Return the bfd reloc type for OPERAND of INSN at fixup FIXP. | |
1610 | Returns BFD_RELOC_NONE if no reloc type can be found. | |
1611 | *FIXP may be modified if desired. */ | |
1612 | ||
1613 | bfd_reloc_code_real_type | |
e8dedcb3 | 1614 | md_cgen_lookup_reloc (insn, operand, fixP) |
ebde3f62 NC |
1615 | const CGEN_INSN * insn; |
1616 | const CGEN_OPERAND * operand; | |
1617 | fixS * fixP; | |
c8cf7e17 DE |
1618 | { |
1619 | switch (CGEN_OPERAND_TYPE (operand)) | |
1620 | { | |
1621 | case M32R_OPERAND_DISP8 : return BFD_RELOC_M32R_10_PCREL; | |
1622 | case M32R_OPERAND_DISP16 : return BFD_RELOC_M32R_18_PCREL; | |
1623 | case M32R_OPERAND_DISP24 : return BFD_RELOC_M32R_26_PCREL; | |
1624 | case M32R_OPERAND_UIMM24 : return BFD_RELOC_M32R_24; | |
1625 | case M32R_OPERAND_HI16 : | |
1626 | case M32R_OPERAND_SLO16 : | |
1627 | case M32R_OPERAND_ULO16 : | |
1628 | /* If low/high/shigh/sda was used, it is recorded in `opinfo'. */ | |
1629 | if (fixP->tc_fix_data.opinfo != 0) | |
1630 | return fixP->tc_fix_data.opinfo; | |
1631 | break; | |
e8dedcb3 NC |
1632 | default : /* avoid -Wall warning */ |
1633 | break; | |
c8cf7e17 DE |
1634 | } |
1635 | return BFD_RELOC_NONE; | |
1636 | } | |
1637 | ||
b6930bdf NC |
1638 | /* Record a HI16 reloc for later matching with its LO16 cousin. */ |
1639 | ||
1640 | static void | |
1641 | m32r_record_hi16 (reloc_type, fixP, seg) | |
1642 | int reloc_type; | |
1643 | fixS * fixP; | |
1644 | segT seg; | |
1645 | { | |
1646 | struct m32r_hi_fixup * hi_fixup; | |
1647 | ||
1648 | assert (reloc_type == BFD_RELOC_M32R_HI16_SLO | |
1649 | || reloc_type == BFD_RELOC_M32R_HI16_ULO); | |
1650 | ||
1651 | hi_fixup = ((struct m32r_hi_fixup *) | |
1652 | xmalloc (sizeof (struct m32r_hi_fixup))); | |
1653 | hi_fixup->fixp = fixP; | |
1654 | hi_fixup->seg = now_seg; | |
1655 | hi_fixup->next = m32r_hi_fixup_list; | |
1656 | ||
1657 | m32r_hi_fixup_list = hi_fixup; | |
1658 | } | |
1659 | ||
c8cf7e17 DE |
1660 | /* Called while parsing an instruction to create a fixup. |
1661 | We need to check for HI16 relocs and queue them up for later sorting. */ | |
1662 | ||
1663 | fixS * | |
1664 | m32r_cgen_record_fixup_exp (frag, where, insn, length, operand, opinfo, exp) | |
ebde3f62 NC |
1665 | fragS * frag; |
1666 | int where; | |
1667 | const CGEN_INSN * insn; | |
1668 | int length; | |
1669 | const CGEN_OPERAND * operand; | |
1670 | int opinfo; | |
1671 | expressionS * exp; | |
c8cf7e17 | 1672 | { |
e8dedcb3 NC |
1673 | fixS * fixP = gas_cgen_record_fixup_exp (frag, where, insn, length, |
1674 | operand, opinfo, exp); | |
c8cf7e17 DE |
1675 | |
1676 | switch (CGEN_OPERAND_TYPE (operand)) | |
1677 | { | |
1678 | case M32R_OPERAND_HI16 : | |
1679 | /* If low/high/shigh/sda was used, it is recorded in `opinfo'. */ | |
1680 | if (fixP->tc_fix_data.opinfo == BFD_RELOC_M32R_HI16_SLO | |
1681 | || fixP->tc_fix_data.opinfo == BFD_RELOC_M32R_HI16_ULO) | |
1682 | m32r_record_hi16 (fixP->tc_fix_data.opinfo, fixP, now_seg); | |
1683 | break; | |
e8dedcb3 NC |
1684 | default : /* avoid -Wall warning */ |
1685 | break; | |
c8cf7e17 DE |
1686 | } |
1687 | ||
1688 | return fixP; | |
1689 | } | |
1690 | ||
c8cf7e17 DE |
1691 | /* Return BFD reloc type from opinfo field in a fixS. |
1692 | It's tricky using fx_r_type in m32r_frob_file because the values | |
1693 | are BFD_RELOC_UNUSED + operand number. */ | |
1694 | #define FX_OPINFO_R_TYPE(f) ((f)->tc_fix_data.opinfo) | |
1695 | ||
1696 | /* Sort any unmatched HI16 relocs so that they immediately precede | |
1697 | the corresponding LO16 reloc. This is called before md_apply_fix and | |
1698 | tc_gen_reloc. */ | |
1699 | ||
1700 | void | |
1701 | m32r_frob_file () | |
1702 | { | |
ebde3f62 | 1703 | struct m32r_hi_fixup * l; |
c8cf7e17 DE |
1704 | |
1705 | for (l = m32r_hi_fixup_list; l != NULL; l = l->next) | |
1706 | { | |
ebde3f62 NC |
1707 | segment_info_type * seginfo; |
1708 | int pass; | |
c8cf7e17 DE |
1709 | |
1710 | assert (FX_OPINFO_R_TYPE (l->fixp) == BFD_RELOC_M32R_HI16_SLO | |
1711 | || FX_OPINFO_R_TYPE (l->fixp) == BFD_RELOC_M32R_HI16_ULO); | |
1712 | ||
1713 | /* Check quickly whether the next fixup happens to be a matching low. */ | |
1714 | if (l->fixp->fx_next != NULL | |
1715 | && FX_OPINFO_R_TYPE (l->fixp->fx_next) == BFD_RELOC_M32R_LO16 | |
1716 | && l->fixp->fx_addsy == l->fixp->fx_next->fx_addsy | |
1717 | && l->fixp->fx_offset == l->fixp->fx_next->fx_offset) | |
1718 | continue; | |
1719 | ||
1720 | /* Look through the fixups for this segment for a matching `low'. | |
1721 | When we find one, move the high/shigh just in front of it. We do | |
1722 | this in two passes. In the first pass, we try to find a | |
1723 | unique `low'. In the second pass, we permit multiple high's | |
1724 | relocs for a single `low'. */ | |
1725 | seginfo = seg_info (l->seg); | |
1726 | for (pass = 0; pass < 2; pass++) | |
1727 | { | |
ebde3f62 NC |
1728 | fixS * f; |
1729 | fixS * prev; | |
c8cf7e17 DE |
1730 | |
1731 | prev = NULL; | |
1732 | for (f = seginfo->fix_root; f != NULL; f = f->fx_next) | |
1733 | { | |
1734 | /* Check whether this is a `low' fixup which matches l->fixp. */ | |
1735 | if (FX_OPINFO_R_TYPE (f) == BFD_RELOC_M32R_LO16 | |
1736 | && f->fx_addsy == l->fixp->fx_addsy | |
1737 | && f->fx_offset == l->fixp->fx_offset | |
1738 | && (pass == 1 | |
1739 | || prev == NULL | |
1740 | || (FX_OPINFO_R_TYPE (prev) != BFD_RELOC_M32R_HI16_SLO | |
1741 | && FX_OPINFO_R_TYPE (prev) != BFD_RELOC_M32R_HI16_ULO) | |
1742 | || prev->fx_addsy != f->fx_addsy | |
1743 | || prev->fx_offset != f->fx_offset)) | |
1744 | { | |
ebde3f62 | 1745 | fixS ** pf; |
c8cf7e17 DE |
1746 | |
1747 | /* Move l->fixp before f. */ | |
1748 | for (pf = &seginfo->fix_root; | |
ebde3f62 NC |
1749 | * pf != l->fixp; |
1750 | pf = & (* pf)->fx_next) | |
1751 | assert (* pf != NULL); | |
c8cf7e17 | 1752 | |
ebde3f62 | 1753 | * pf = l->fixp->fx_next; |
c8cf7e17 DE |
1754 | |
1755 | l->fixp->fx_next = f; | |
1756 | if (prev == NULL) | |
1757 | seginfo->fix_root = l->fixp; | |
1758 | else | |
1759 | prev->fx_next = l->fixp; | |
1760 | ||
1761 | break; | |
1762 | } | |
1763 | ||
1764 | prev = f; | |
1765 | } | |
1766 | ||
1767 | if (f != NULL) | |
1768 | break; | |
1769 | ||
7c629878 DE |
1770 | if (pass == 1 |
1771 | && warn_unmatched_high) | |
c8cf7e17 | 1772 | as_warn_where (l->fixp->fx_file, l->fixp->fx_line, |
48401fcf | 1773 | _("Unmatched high/shigh reloc")); |
c8cf7e17 DE |
1774 | } |
1775 | } | |
1776 | } | |
1777 | ||
1778 | /* See whether we need to force a relocation into the output file. | |
1779 | This is used to force out switch and PC relative relocations when | |
1780 | relaxing. */ | |
1781 | ||
1782 | int | |
1783 | m32r_force_relocation (fix) | |
ebde3f62 | 1784 | fixS * fix; |
c8cf7e17 | 1785 | { |
0f829c8e | 1786 | if (fix->fx_r_type == BFD_RELOC_VTABLE_INHERIT |
5dbf2f20 | 1787 | || fix->fx_r_type == BFD_RELOC_VTABLE_ENTRY) |
0f829c8e CM |
1788 | return 1; |
1789 | ||
c8cf7e17 DE |
1790 | if (! m32r_relax) |
1791 | return 0; | |
1792 | ||
1793 | return (fix->fx_pcrel | |
1794 | || 0 /* ??? */); | |
1795 | } | |
1796 | \f | |
1797 | /* Write a value out to the object file, using the appropriate endianness. */ | |
1798 | ||
1799 | void | |
1800 | md_number_to_chars (buf, val, n) | |
ebde3f62 | 1801 | char * buf; |
c8cf7e17 | 1802 | valueT val; |
ebde3f62 | 1803 | int n; |
c8cf7e17 DE |
1804 | { |
1805 | if (target_big_endian) | |
1806 | number_to_chars_bigendian (buf, val, n); | |
1807 | else | |
1808 | number_to_chars_littleendian (buf, val, n); | |
1809 | } | |
1810 | ||
1811 | /* Turn a string in input_line_pointer into a floating point constant of type | |
1812 | type, and store the appropriate bytes in *litP. The number of LITTLENUMS | |
1813 | emitted is stored in *sizeP . An error message is returned, or NULL on OK. | |
1814 | */ | |
1815 | ||
1816 | /* Equal to MAX_PRECISION in atof-ieee.c */ | |
1817 | #define MAX_LITTLENUMS 6 | |
1818 | ||
1819 | char * | |
1820 | md_atof (type, litP, sizeP) | |
1821 | char type; | |
1822 | char *litP; | |
1823 | int *sizeP; | |
1824 | { | |
ebde3f62 NC |
1825 | int i; |
1826 | int prec; | |
1827 | LITTLENUM_TYPE words [MAX_LITTLENUMS]; | |
ebde3f62 NC |
1828 | char * t; |
1829 | char * atof_ieee (); | |
c8cf7e17 DE |
1830 | |
1831 | switch (type) | |
1832 | { | |
1833 | case 'f': | |
1834 | case 'F': | |
1835 | case 's': | |
1836 | case 'S': | |
1837 | prec = 2; | |
1838 | break; | |
1839 | ||
1840 | case 'd': | |
1841 | case 'D': | |
1842 | case 'r': | |
1843 | case 'R': | |
1844 | prec = 4; | |
1845 | break; | |
1846 | ||
1847 | /* FIXME: Some targets allow other format chars for bigger sizes here. */ | |
1848 | ||
1849 | default: | |
ebde3f62 | 1850 | * sizeP = 0; |
48401fcf | 1851 | return _("Bad call to md_atof()"); |
c8cf7e17 DE |
1852 | } |
1853 | ||
1854 | t = atof_ieee (input_line_pointer, type, words); | |
1855 | if (t) | |
1856 | input_line_pointer = t; | |
ebde3f62 | 1857 | * sizeP = prec * sizeof (LITTLENUM_TYPE); |
c8cf7e17 DE |
1858 | |
1859 | if (target_big_endian) | |
1860 | { | |
1861 | for (i = 0; i < prec; i++) | |
1862 | { | |
ebde3f62 NC |
1863 | md_number_to_chars (litP, (valueT) words[i], |
1864 | sizeof (LITTLENUM_TYPE)); | |
c8cf7e17 DE |
1865 | litP += sizeof (LITTLENUM_TYPE); |
1866 | } | |
1867 | } | |
1868 | else | |
1869 | { | |
1870 | for (i = prec - 1; i >= 0; i--) | |
1871 | { | |
ebde3f62 NC |
1872 | md_number_to_chars (litP, (valueT) words[i], |
1873 | sizeof (LITTLENUM_TYPE)); | |
c8cf7e17 DE |
1874 | litP += sizeof (LITTLENUM_TYPE); |
1875 | } | |
1876 | } | |
1877 | ||
1878 | return 0; | |
1879 | } | |
48401fcf TT |
1880 | |
1881 | void | |
1882 | m32r_elf_section_change_hook () | |
1883 | { | |
1884 | /* If we have reached the end of a section and we have just emitted a | |
1885 | 16 bit insn, then emit a nop to make sure that the section ends on | |
1886 | a 32 bit boundary. */ | |
1887 | ||
1888 | if (prev_insn.insn || seen_relaxable_p) | |
1889 | (void) m32r_fill_insn (0); | |
1890 | } | |
0f829c8e CM |
1891 | |
1892 | boolean | |
1893 | m32r_fix_adjustable (fixP) | |
1894 | fixS *fixP; | |
1895 | { | |
1896 | ||
1897 | if (fixP->fx_addsy == NULL) | |
1898 | return 1; | |
1899 | ||
1900 | /* Prevent all adjustments to global symbols. */ | |
1901 | if (S_IS_EXTERN (fixP->fx_addsy)) | |
1902 | return 0; | |
1903 | if (S_IS_WEAK (fixP->fx_addsy)) | |
1904 | return 0; | |
1905 | ||
1906 | /* We need the symbol name for the VTABLE entries */ | |
1907 | if (fixP->fx_r_type == BFD_RELOC_VTABLE_INHERIT | |
1908 | || fixP->fx_r_type == BFD_RELOC_VTABLE_ENTRY) | |
1909 | return 0; | |
1910 | ||
1911 | return 1; | |
1912 | } |