Commit | Line | Data |
---|---|---|
252b5132 | 1 | /* tc-mips.c -- assemble code for a MIPS chip. |
81912461 | 2 | Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, |
ebd1c875 | 3 | 2003, 2004, 2005, 2006 Free Software Foundation, Inc. |
252b5132 RH |
4 | Contributed by the OSF and Ralph Campbell. |
5 | Written by Keith Knowles and Ralph Campbell, working independently. | |
6 | Modified for ECOFF and R4000 support by Ian Lance Taylor of Cygnus | |
7 | Support. | |
8 | ||
9 | This file is part of GAS. | |
10 | ||
11 | GAS is free software; you can redistribute it and/or modify | |
12 | it under the terms of the GNU General Public License as published by | |
13 | the Free Software Foundation; either version 2, or (at your option) | |
14 | any later version. | |
15 | ||
16 | GAS is distributed in the hope that it will be useful, | |
17 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | GNU General Public License for more details. | |
20 | ||
21 | You should have received a copy of the GNU General Public License | |
22 | along with GAS; see the file COPYING. If not, write to the Free | |
4b4da160 NC |
23 | Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA |
24 | 02110-1301, USA. */ | |
252b5132 RH |
25 | |
26 | #include "as.h" | |
27 | #include "config.h" | |
28 | #include "subsegs.h" | |
3882b010 | 29 | #include "safe-ctype.h" |
252b5132 | 30 | |
252b5132 RH |
31 | #include "opcode/mips.h" |
32 | #include "itbl-ops.h" | |
c5dd6aab | 33 | #include "dwarf2dbg.h" |
5862107c | 34 | #include "dw2gencfi.h" |
252b5132 RH |
35 | |
36 | #ifdef DEBUG | |
37 | #define DBG(x) printf x | |
38 | #else | |
39 | #define DBG(x) | |
40 | #endif | |
41 | ||
42 | #ifdef OBJ_MAYBE_ELF | |
43 | /* Clean up namespace so we can include obj-elf.h too. */ | |
17a2f251 TS |
44 | static int mips_output_flavor (void); |
45 | static int mips_output_flavor (void) { return OUTPUT_FLAVOR; } | |
252b5132 RH |
46 | #undef OBJ_PROCESS_STAB |
47 | #undef OUTPUT_FLAVOR | |
48 | #undef S_GET_ALIGN | |
49 | #undef S_GET_SIZE | |
50 | #undef S_SET_ALIGN | |
51 | #undef S_SET_SIZE | |
252b5132 RH |
52 | #undef obj_frob_file |
53 | #undef obj_frob_file_after_relocs | |
54 | #undef obj_frob_symbol | |
55 | #undef obj_pop_insert | |
56 | #undef obj_sec_sym_ok_for_reloc | |
57 | #undef OBJ_COPY_SYMBOL_ATTRIBUTES | |
58 | ||
59 | #include "obj-elf.h" | |
60 | /* Fix any of them that we actually care about. */ | |
61 | #undef OUTPUT_FLAVOR | |
62 | #define OUTPUT_FLAVOR mips_output_flavor() | |
63 | #endif | |
64 | ||
65 | #if defined (OBJ_ELF) | |
66 | #include "elf/mips.h" | |
67 | #endif | |
68 | ||
69 | #ifndef ECOFF_DEBUGGING | |
70 | #define NO_ECOFF_DEBUGGING | |
71 | #define ECOFF_DEBUGGING 0 | |
72 | #endif | |
73 | ||
ecb4347a DJ |
74 | int mips_flag_mdebug = -1; |
75 | ||
dcd410fe RO |
76 | /* Control generation of .pdr sections. Off by default on IRIX: the native |
77 | linker doesn't know about and discards them, but relocations against them | |
78 | remain, leading to rld crashes. */ | |
79 | #ifdef TE_IRIX | |
80 | int mips_flag_pdr = FALSE; | |
81 | #else | |
82 | int mips_flag_pdr = TRUE; | |
83 | #endif | |
84 | ||
252b5132 RH |
85 | #include "ecoff.h" |
86 | ||
87 | #if defined (OBJ_ELF) || defined (OBJ_MAYBE_ELF) | |
88 | static char *mips_regmask_frag; | |
89 | #endif | |
90 | ||
85b51719 | 91 | #define ZERO 0 |
252b5132 RH |
92 | #define AT 1 |
93 | #define TREG 24 | |
94 | #define PIC_CALL_REG 25 | |
95 | #define KT0 26 | |
96 | #define KT1 27 | |
97 | #define GP 28 | |
98 | #define SP 29 | |
99 | #define FP 30 | |
100 | #define RA 31 | |
101 | ||
102 | #define ILLEGAL_REG (32) | |
103 | ||
104 | /* Allow override of standard little-endian ECOFF format. */ | |
105 | ||
106 | #ifndef ECOFF_LITTLE_FORMAT | |
107 | #define ECOFF_LITTLE_FORMAT "ecoff-littlemips" | |
108 | #endif | |
109 | ||
110 | extern int target_big_endian; | |
111 | ||
252b5132 | 112 | /* The name of the readonly data section. */ |
4d0d148d | 113 | #define RDATA_SECTION_NAME (OUTPUT_FLAVOR == bfd_target_ecoff_flavour \ |
252b5132 | 114 | ? ".rdata" \ |
056350c6 NC |
115 | : OUTPUT_FLAVOR == bfd_target_coff_flavour \ |
116 | ? ".rdata" \ | |
252b5132 RH |
117 | : OUTPUT_FLAVOR == bfd_target_elf_flavour \ |
118 | ? ".rodata" \ | |
119 | : (abort (), "")) | |
120 | ||
47e39b9d RS |
121 | /* Information about an instruction, including its format, operands |
122 | and fixups. */ | |
123 | struct mips_cl_insn | |
124 | { | |
125 | /* The opcode's entry in mips_opcodes or mips16_opcodes. */ | |
126 | const struct mips_opcode *insn_mo; | |
127 | ||
128 | /* True if this is a mips16 instruction and if we want the extended | |
129 | form of INSN_MO. */ | |
130 | bfd_boolean use_extend; | |
131 | ||
132 | /* The 16-bit extension instruction to use when USE_EXTEND is true. */ | |
133 | unsigned short extend; | |
134 | ||
135 | /* The 16-bit or 32-bit bitstring of the instruction itself. This is | |
136 | a copy of INSN_MO->match with the operands filled in. */ | |
137 | unsigned long insn_opcode; | |
138 | ||
139 | /* The frag that contains the instruction. */ | |
140 | struct frag *frag; | |
141 | ||
142 | /* The offset into FRAG of the first instruction byte. */ | |
143 | long where; | |
144 | ||
145 | /* The relocs associated with the instruction, if any. */ | |
146 | fixS *fixp[3]; | |
147 | ||
a38419a5 RS |
148 | /* True if this entry cannot be moved from its current position. */ |
149 | unsigned int fixed_p : 1; | |
47e39b9d | 150 | |
708587a4 | 151 | /* True if this instruction occurred in a .set noreorder block. */ |
47e39b9d RS |
152 | unsigned int noreorder_p : 1; |
153 | ||
2fa15973 RS |
154 | /* True for mips16 instructions that jump to an absolute address. */ |
155 | unsigned int mips16_absolute_jump_p : 1; | |
47e39b9d RS |
156 | }; |
157 | ||
a325df1d TS |
158 | /* The ABI to use. */ |
159 | enum mips_abi_level | |
160 | { | |
161 | NO_ABI = 0, | |
162 | O32_ABI, | |
163 | O64_ABI, | |
164 | N32_ABI, | |
165 | N64_ABI, | |
166 | EABI_ABI | |
167 | }; | |
168 | ||
169 | /* MIPS ABI we are using for this output file. */ | |
316f5878 | 170 | static enum mips_abi_level mips_abi = NO_ABI; |
a325df1d | 171 | |
143d77c5 EC |
172 | /* Whether or not we have code that can call pic code. */ |
173 | int mips_abicalls = FALSE; | |
174 | ||
aa6975fb ILT |
175 | /* Whether or not we have code which can be put into a shared |
176 | library. */ | |
177 | static bfd_boolean mips_in_shared = TRUE; | |
178 | ||
252b5132 RH |
179 | /* This is the set of options which may be modified by the .set |
180 | pseudo-op. We use a struct so that .set push and .set pop are more | |
181 | reliable. */ | |
182 | ||
e972090a NC |
183 | struct mips_set_options |
184 | { | |
252b5132 RH |
185 | /* MIPS ISA (Instruction Set Architecture) level. This is set to -1 |
186 | if it has not been initialized. Changed by `.set mipsN', and the | |
187 | -mipsN command line option, and the default CPU. */ | |
188 | int isa; | |
1f25f5d3 CD |
189 | /* Enabled Application Specific Extensions (ASEs). These are set to -1 |
190 | if they have not been initialized. Changed by `.set <asename>', by | |
191 | command line options, and based on the default architecture. */ | |
192 | int ase_mips3d; | |
deec1734 | 193 | int ase_mdmx; |
e16bfa71 | 194 | int ase_smartmips; |
74cd071d | 195 | int ase_dsp; |
8b082fb1 | 196 | int ase_dspr2; |
ef2e4d86 | 197 | int ase_mt; |
252b5132 RH |
198 | /* Whether we are assembling for the mips16 processor. 0 if we are |
199 | not, 1 if we are, and -1 if the value has not been initialized. | |
200 | Changed by `.set mips16' and `.set nomips16', and the -mips16 and | |
201 | -nomips16 command line options, and the default CPU. */ | |
202 | int mips16; | |
203 | /* Non-zero if we should not reorder instructions. Changed by `.set | |
204 | reorder' and `.set noreorder'. */ | |
205 | int noreorder; | |
206 | /* Non-zero if we should not permit the $at ($1) register to be used | |
207 | in instructions. Changed by `.set at' and `.set noat'. */ | |
208 | int noat; | |
209 | /* Non-zero if we should warn when a macro instruction expands into | |
210 | more than one machine instruction. Changed by `.set nomacro' and | |
211 | `.set macro'. */ | |
212 | int warn_about_macros; | |
213 | /* Non-zero if we should not move instructions. Changed by `.set | |
214 | move', `.set volatile', `.set nomove', and `.set novolatile'. */ | |
215 | int nomove; | |
216 | /* Non-zero if we should not optimize branches by moving the target | |
217 | of the branch into the delay slot. Actually, we don't perform | |
218 | this optimization anyhow. Changed by `.set bopt' and `.set | |
219 | nobopt'. */ | |
220 | int nobopt; | |
221 | /* Non-zero if we should not autoextend mips16 instructions. | |
222 | Changed by `.set autoextend' and `.set noautoextend'. */ | |
223 | int noautoextend; | |
a325df1d TS |
224 | /* Restrict general purpose registers and floating point registers |
225 | to 32 bit. This is initially determined when -mgp32 or -mfp32 | |
226 | is passed but can changed if the assembler code uses .set mipsN. */ | |
227 | int gp32; | |
228 | int fp32; | |
fef14a42 TS |
229 | /* MIPS architecture (CPU) type. Changed by .set arch=FOO, the -march |
230 | command line option, and the default CPU. */ | |
231 | int arch; | |
aed1a261 RS |
232 | /* True if ".set sym32" is in effect. */ |
233 | bfd_boolean sym32; | |
252b5132 RH |
234 | }; |
235 | ||
a325df1d | 236 | /* True if -mgp32 was passed. */ |
a8e8e863 | 237 | static int file_mips_gp32 = -1; |
a325df1d TS |
238 | |
239 | /* True if -mfp32 was passed. */ | |
a8e8e863 | 240 | static int file_mips_fp32 = -1; |
a325df1d | 241 | |
252b5132 | 242 | /* This is the struct we use to hold the current set of options. Note |
a4672219 | 243 | that we must set the isa field to ISA_UNKNOWN and the ASE fields to |
e7af610e | 244 | -1 to indicate that they have not been initialized. */ |
252b5132 | 245 | |
e972090a NC |
246 | static struct mips_set_options mips_opts = |
247 | { | |
8b082fb1 | 248 | ISA_UNKNOWN, -1, -1, 0, -1, -1, -1, -1, 0, 0, 0, 0, 0, 0, 0, 0, CPU_UNKNOWN, FALSE |
e7af610e | 249 | }; |
252b5132 RH |
250 | |
251 | /* These variables are filled in with the masks of registers used. | |
252 | The object format code reads them and puts them in the appropriate | |
253 | place. */ | |
254 | unsigned long mips_gprmask; | |
255 | unsigned long mips_cprmask[4]; | |
256 | ||
257 | /* MIPS ISA we are using for this output file. */ | |
e7af610e | 258 | static int file_mips_isa = ISA_UNKNOWN; |
252b5132 | 259 | |
a4672219 TS |
260 | /* True if -mips16 was passed or implied by arguments passed on the |
261 | command line (e.g., by -march). */ | |
262 | static int file_ase_mips16; | |
263 | ||
3994f87e TS |
264 | #define ISA_SUPPORTS_MIPS16E (mips_opts.isa == ISA_MIPS32 \ |
265 | || mips_opts.isa == ISA_MIPS32R2 \ | |
266 | || mips_opts.isa == ISA_MIPS64 \ | |
267 | || mips_opts.isa == ISA_MIPS64R2) | |
268 | ||
1f25f5d3 CD |
269 | /* True if -mips3d was passed or implied by arguments passed on the |
270 | command line (e.g., by -march). */ | |
271 | static int file_ase_mips3d; | |
272 | ||
deec1734 CD |
273 | /* True if -mdmx was passed or implied by arguments passed on the |
274 | command line (e.g., by -march). */ | |
275 | static int file_ase_mdmx; | |
276 | ||
e16bfa71 TS |
277 | /* True if -msmartmips was passed or implied by arguments passed on the |
278 | command line (e.g., by -march). */ | |
279 | static int file_ase_smartmips; | |
280 | ||
ad3fea08 TS |
281 | #define ISA_SUPPORTS_SMARTMIPS (mips_opts.isa == ISA_MIPS32 \ |
282 | || mips_opts.isa == ISA_MIPS32R2) | |
e16bfa71 | 283 | |
74cd071d CF |
284 | /* True if -mdsp was passed or implied by arguments passed on the |
285 | command line (e.g., by -march). */ | |
286 | static int file_ase_dsp; | |
287 | ||
ad3fea08 TS |
288 | #define ISA_SUPPORTS_DSP_ASE (mips_opts.isa == ISA_MIPS32R2 \ |
289 | || mips_opts.isa == ISA_MIPS64R2) | |
290 | ||
65263ce3 TS |
291 | #define ISA_SUPPORTS_DSP64_ASE (mips_opts.isa == ISA_MIPS64R2) |
292 | ||
8b082fb1 TS |
293 | /* True if -mdspr2 was passed or implied by arguments passed on the |
294 | command line (e.g., by -march). */ | |
295 | static int file_ase_dspr2; | |
296 | ||
297 | #define ISA_SUPPORTS_DSPR2_ASE (mips_opts.isa == ISA_MIPS32R2 \ | |
298 | || mips_opts.isa == ISA_MIPS64R2) | |
299 | ||
ef2e4d86 CF |
300 | /* True if -mmt was passed or implied by arguments passed on the |
301 | command line (e.g., by -march). */ | |
302 | static int file_ase_mt; | |
303 | ||
ad3fea08 TS |
304 | #define ISA_SUPPORTS_MT_ASE (mips_opts.isa == ISA_MIPS32R2 \ |
305 | || mips_opts.isa == ISA_MIPS64R2) | |
306 | ||
ec68c924 | 307 | /* The argument of the -march= flag. The architecture we are assembling. */ |
fef14a42 | 308 | static int file_mips_arch = CPU_UNKNOWN; |
316f5878 | 309 | static const char *mips_arch_string; |
ec68c924 EC |
310 | |
311 | /* The argument of the -mtune= flag. The architecture for which we | |
312 | are optimizing. */ | |
313 | static int mips_tune = CPU_UNKNOWN; | |
316f5878 | 314 | static const char *mips_tune_string; |
ec68c924 | 315 | |
316f5878 | 316 | /* True when generating 32-bit code for a 64-bit processor. */ |
252b5132 RH |
317 | static int mips_32bitmode = 0; |
318 | ||
316f5878 RS |
319 | /* True if the given ABI requires 32-bit registers. */ |
320 | #define ABI_NEEDS_32BIT_REGS(ABI) ((ABI) == O32_ABI) | |
321 | ||
322 | /* Likewise 64-bit registers. */ | |
707bfff6 TS |
323 | #define ABI_NEEDS_64BIT_REGS(ABI) \ |
324 | ((ABI) == N32_ABI \ | |
325 | || (ABI) == N64_ABI \ | |
316f5878 RS |
326 | || (ABI) == O64_ABI) |
327 | ||
ad3fea08 | 328 | /* Return true if ISA supports 64 bit wide gp registers. */ |
707bfff6 TS |
329 | #define ISA_HAS_64BIT_REGS(ISA) \ |
330 | ((ISA) == ISA_MIPS3 \ | |
331 | || (ISA) == ISA_MIPS4 \ | |
332 | || (ISA) == ISA_MIPS5 \ | |
333 | || (ISA) == ISA_MIPS64 \ | |
334 | || (ISA) == ISA_MIPS64R2) | |
9ce8a5dd | 335 | |
ad3fea08 TS |
336 | /* Return true if ISA supports 64 bit wide float registers. */ |
337 | #define ISA_HAS_64BIT_FPRS(ISA) \ | |
338 | ((ISA) == ISA_MIPS3 \ | |
339 | || (ISA) == ISA_MIPS4 \ | |
340 | || (ISA) == ISA_MIPS5 \ | |
341 | || (ISA) == ISA_MIPS32R2 \ | |
342 | || (ISA) == ISA_MIPS64 \ | |
343 | || (ISA) == ISA_MIPS64R2) | |
344 | ||
af7ee8bf CD |
345 | /* Return true if ISA supports 64-bit right rotate (dror et al.) |
346 | instructions. */ | |
707bfff6 TS |
347 | #define ISA_HAS_DROR(ISA) \ |
348 | ((ISA) == ISA_MIPS64R2) | |
af7ee8bf CD |
349 | |
350 | /* Return true if ISA supports 32-bit right rotate (ror et al.) | |
351 | instructions. */ | |
707bfff6 TS |
352 | #define ISA_HAS_ROR(ISA) \ |
353 | ((ISA) == ISA_MIPS32R2 \ | |
354 | || (ISA) == ISA_MIPS64R2 \ | |
355 | || mips_opts.ase_smartmips) | |
356 | ||
7455baf8 TS |
357 | /* Return true if ISA supports single-precision floats in odd registers. */ |
358 | #define ISA_HAS_ODD_SINGLE_FPR(ISA) \ | |
359 | ((ISA) == ISA_MIPS32 \ | |
360 | || (ISA) == ISA_MIPS32R2 \ | |
361 | || (ISA) == ISA_MIPS64 \ | |
362 | || (ISA) == ISA_MIPS64R2) | |
af7ee8bf | 363 | |
ad3fea08 TS |
364 | /* Return true if ISA supports move to/from high part of a 64-bit |
365 | floating-point register. */ | |
366 | #define ISA_HAS_MXHC1(ISA) \ | |
367 | ((ISA) == ISA_MIPS32R2 \ | |
368 | || (ISA) == ISA_MIPS64R2) | |
369 | ||
e013f690 | 370 | #define HAVE_32BIT_GPRS \ |
ad3fea08 | 371 | (mips_opts.gp32 || !ISA_HAS_64BIT_REGS (mips_opts.isa)) |
ca4e0257 | 372 | |
e013f690 | 373 | #define HAVE_32BIT_FPRS \ |
ad3fea08 | 374 | (mips_opts.fp32 || !ISA_HAS_64BIT_FPRS (mips_opts.isa)) |
ca4e0257 | 375 | |
ad3fea08 TS |
376 | #define HAVE_64BIT_GPRS (!HAVE_32BIT_GPRS) |
377 | #define HAVE_64BIT_FPRS (!HAVE_32BIT_FPRS) | |
ca4e0257 | 378 | |
316f5878 | 379 | #define HAVE_NEWABI (mips_abi == N32_ABI || mips_abi == N64_ABI) |
e013f690 | 380 | |
316f5878 | 381 | #define HAVE_64BIT_OBJECTS (mips_abi == N64_ABI) |
e013f690 | 382 | |
3b91255e RS |
383 | /* True if relocations are stored in-place. */ |
384 | #define HAVE_IN_PLACE_ADDENDS (!HAVE_NEWABI) | |
385 | ||
aed1a261 RS |
386 | /* The ABI-derived address size. */ |
387 | #define HAVE_64BIT_ADDRESSES \ | |
388 | (HAVE_64BIT_GPRS && (mips_abi == EABI_ABI || mips_abi == N64_ABI)) | |
389 | #define HAVE_32BIT_ADDRESSES (!HAVE_64BIT_ADDRESSES) | |
e013f690 | 390 | |
aed1a261 RS |
391 | /* The size of symbolic constants (i.e., expressions of the form |
392 | "SYMBOL" or "SYMBOL + OFFSET"). */ | |
393 | #define HAVE_32BIT_SYMBOLS \ | |
394 | (HAVE_32BIT_ADDRESSES || !HAVE_64BIT_OBJECTS || mips_opts.sym32) | |
395 | #define HAVE_64BIT_SYMBOLS (!HAVE_32BIT_SYMBOLS) | |
ca4e0257 | 396 | |
b7c7d6c1 TS |
397 | /* Addresses are loaded in different ways, depending on the address size |
398 | in use. The n32 ABI Documentation also mandates the use of additions | |
399 | with overflow checking, but existing implementations don't follow it. */ | |
f899b4b8 | 400 | #define ADDRESS_ADD_INSN \ |
b7c7d6c1 | 401 | (HAVE_32BIT_ADDRESSES ? "addu" : "daddu") |
f899b4b8 TS |
402 | |
403 | #define ADDRESS_ADDI_INSN \ | |
b7c7d6c1 | 404 | (HAVE_32BIT_ADDRESSES ? "addiu" : "daddiu") |
f899b4b8 TS |
405 | |
406 | #define ADDRESS_LOAD_INSN \ | |
407 | (HAVE_32BIT_ADDRESSES ? "lw" : "ld") | |
408 | ||
409 | #define ADDRESS_STORE_INSN \ | |
410 | (HAVE_32BIT_ADDRESSES ? "sw" : "sd") | |
411 | ||
a4672219 | 412 | /* Return true if the given CPU supports the MIPS16 ASE. */ |
3396de36 TS |
413 | #define CPU_HAS_MIPS16(cpu) \ |
414 | (strncmp (TARGET_CPU, "mips16", sizeof ("mips16") - 1) == 0 \ | |
415 | || strncmp (TARGET_CANONICAL, "mips-lsi-elf", sizeof ("mips-lsi-elf") - 1) == 0) | |
a4672219 | 416 | |
60b63b72 RS |
417 | /* True if CPU has a dror instruction. */ |
418 | #define CPU_HAS_DROR(CPU) ((CPU) == CPU_VR5400 || (CPU) == CPU_VR5500) | |
419 | ||
420 | /* True if CPU has a ror instruction. */ | |
421 | #define CPU_HAS_ROR(CPU) CPU_HAS_DROR (CPU) | |
422 | ||
c8978940 CD |
423 | /* True if mflo and mfhi can be immediately followed by instructions |
424 | which write to the HI and LO registers. | |
425 | ||
426 | According to MIPS specifications, MIPS ISAs I, II, and III need | |
427 | (at least) two instructions between the reads of HI/LO and | |
428 | instructions which write them, and later ISAs do not. Contradicting | |
429 | the MIPS specifications, some MIPS IV processor user manuals (e.g. | |
430 | the UM for the NEC Vr5000) document needing the instructions between | |
431 | HI/LO reads and writes, as well. Therefore, we declare only MIPS32, | |
432 | MIPS64 and later ISAs to have the interlocks, plus any specific | |
433 | earlier-ISA CPUs for which CPU documentation declares that the | |
434 | instructions are really interlocked. */ | |
435 | #define hilo_interlocks \ | |
436 | (mips_opts.isa == ISA_MIPS32 \ | |
437 | || mips_opts.isa == ISA_MIPS32R2 \ | |
438 | || mips_opts.isa == ISA_MIPS64 \ | |
439 | || mips_opts.isa == ISA_MIPS64R2 \ | |
440 | || mips_opts.arch == CPU_R4010 \ | |
441 | || mips_opts.arch == CPU_R10000 \ | |
442 | || mips_opts.arch == CPU_R12000 \ | |
443 | || mips_opts.arch == CPU_RM7000 \ | |
c8978940 CD |
444 | || mips_opts.arch == CPU_VR5500 \ |
445 | ) | |
252b5132 RH |
446 | |
447 | /* Whether the processor uses hardware interlocks to protect reads | |
81912461 ILT |
448 | from the GPRs after they are loaded from memory, and thus does not |
449 | require nops to be inserted. This applies to instructions marked | |
450 | INSN_LOAD_MEMORY_DELAY. These nops are only required at MIPS ISA | |
451 | level I. */ | |
252b5132 | 452 | #define gpr_interlocks \ |
e7af610e | 453 | (mips_opts.isa != ISA_MIPS1 \ |
fef14a42 | 454 | || mips_opts.arch == CPU_R3900) |
252b5132 | 455 | |
81912461 ILT |
456 | /* Whether the processor uses hardware interlocks to avoid delays |
457 | required by coprocessor instructions, and thus does not require | |
458 | nops to be inserted. This applies to instructions marked | |
459 | INSN_LOAD_COPROC_DELAY, INSN_COPROC_MOVE_DELAY, and to delays | |
460 | between instructions marked INSN_WRITE_COND_CODE and ones marked | |
461 | INSN_READ_COND_CODE. These nops are only required at MIPS ISA | |
462 | levels I, II, and III. */ | |
bdaaa2e1 | 463 | /* Itbl support may require additional care here. */ |
81912461 ILT |
464 | #define cop_interlocks \ |
465 | ((mips_opts.isa != ISA_MIPS1 \ | |
466 | && mips_opts.isa != ISA_MIPS2 \ | |
467 | && mips_opts.isa != ISA_MIPS3) \ | |
468 | || mips_opts.arch == CPU_R4300 \ | |
81912461 ILT |
469 | ) |
470 | ||
471 | /* Whether the processor uses hardware interlocks to protect reads | |
472 | from coprocessor registers after they are loaded from memory, and | |
473 | thus does not require nops to be inserted. This applies to | |
474 | instructions marked INSN_COPROC_MEMORY_DELAY. These nops are only | |
475 | requires at MIPS ISA level I. */ | |
476 | #define cop_mem_interlocks (mips_opts.isa != ISA_MIPS1) | |
252b5132 | 477 | |
6b76fefe CM |
478 | /* Is this a mfhi or mflo instruction? */ |
479 | #define MF_HILO_INSN(PINFO) \ | |
480 | ((PINFO & INSN_READ_HI) || (PINFO & INSN_READ_LO)) | |
481 | ||
252b5132 RH |
482 | /* MIPS PIC level. */ |
483 | ||
a161fe53 | 484 | enum mips_pic_level mips_pic; |
252b5132 | 485 | |
c9914766 | 486 | /* 1 if we should generate 32 bit offsets from the $gp register in |
252b5132 | 487 | SVR4_PIC mode. Currently has no meaning in other modes. */ |
c9914766 | 488 | static int mips_big_got = 0; |
252b5132 RH |
489 | |
490 | /* 1 if trap instructions should used for overflow rather than break | |
491 | instructions. */ | |
c9914766 | 492 | static int mips_trap = 0; |
252b5132 | 493 | |
119d663a | 494 | /* 1 if double width floating point constants should not be constructed |
b6ff326e | 495 | by assembling two single width halves into two single width floating |
119d663a NC |
496 | point registers which just happen to alias the double width destination |
497 | register. On some architectures this aliasing can be disabled by a bit | |
d547a75e | 498 | in the status register, and the setting of this bit cannot be determined |
119d663a NC |
499 | automatically at assemble time. */ |
500 | static int mips_disable_float_construction; | |
501 | ||
252b5132 RH |
502 | /* Non-zero if any .set noreorder directives were used. */ |
503 | ||
504 | static int mips_any_noreorder; | |
505 | ||
6b76fefe CM |
506 | /* Non-zero if nops should be inserted when the register referenced in |
507 | an mfhi/mflo instruction is read in the next two instructions. */ | |
508 | static int mips_7000_hilo_fix; | |
509 | ||
02ffd3e4 | 510 | /* The size of objects in the small data section. */ |
156c2f8b | 511 | static unsigned int g_switch_value = 8; |
252b5132 RH |
512 | /* Whether the -G option was used. */ |
513 | static int g_switch_seen = 0; | |
514 | ||
515 | #define N_RMASK 0xc4 | |
516 | #define N_VFP 0xd4 | |
517 | ||
518 | /* If we can determine in advance that GP optimization won't be | |
519 | possible, we can skip the relaxation stuff that tries to produce | |
520 | GP-relative references. This makes delay slot optimization work | |
521 | better. | |
522 | ||
523 | This function can only provide a guess, but it seems to work for | |
fba2b7f9 GK |
524 | gcc output. It needs to guess right for gcc, otherwise gcc |
525 | will put what it thinks is a GP-relative instruction in a branch | |
526 | delay slot. | |
252b5132 RH |
527 | |
528 | I don't know if a fix is needed for the SVR4_PIC mode. I've only | |
529 | fixed it for the non-PIC mode. KR 95/04/07 */ | |
17a2f251 | 530 | static int nopic_need_relax (symbolS *, int); |
252b5132 RH |
531 | |
532 | /* handle of the OPCODE hash table */ | |
533 | static struct hash_control *op_hash = NULL; | |
534 | ||
535 | /* The opcode hash table we use for the mips16. */ | |
536 | static struct hash_control *mips16_op_hash = NULL; | |
537 | ||
538 | /* This array holds the chars that always start a comment. If the | |
539 | pre-processor is disabled, these aren't very useful */ | |
540 | const char comment_chars[] = "#"; | |
541 | ||
542 | /* This array holds the chars that only start a comment at the beginning of | |
543 | a line. If the line seems to have the form '# 123 filename' | |
544 | .line and .file directives will appear in the pre-processed output */ | |
545 | /* Note that input_file.c hand checks for '#' at the beginning of the | |
546 | first line of the input file. This is because the compiler outputs | |
bdaaa2e1 | 547 | #NO_APP at the beginning of its output. */ |
252b5132 RH |
548 | /* Also note that C style comments are always supported. */ |
549 | const char line_comment_chars[] = "#"; | |
550 | ||
bdaaa2e1 | 551 | /* This array holds machine specific line separator characters. */ |
63a0b638 | 552 | const char line_separator_chars[] = ";"; |
252b5132 RH |
553 | |
554 | /* Chars that can be used to separate mant from exp in floating point nums */ | |
555 | const char EXP_CHARS[] = "eE"; | |
556 | ||
557 | /* Chars that mean this number is a floating point constant */ | |
558 | /* As in 0f12.456 */ | |
559 | /* or 0d1.2345e12 */ | |
560 | const char FLT_CHARS[] = "rRsSfFdDxXpP"; | |
561 | ||
562 | /* Also be aware that MAXIMUM_NUMBER_OF_CHARS_FOR_FLOAT may have to be | |
563 | changed in read.c . Ideally it shouldn't have to know about it at all, | |
564 | but nothing is ideal around here. | |
565 | */ | |
566 | ||
567 | static char *insn_error; | |
568 | ||
569 | static int auto_align = 1; | |
570 | ||
571 | /* When outputting SVR4 PIC code, the assembler needs to know the | |
572 | offset in the stack frame from which to restore the $gp register. | |
573 | This is set by the .cprestore pseudo-op, and saved in this | |
574 | variable. */ | |
575 | static offsetT mips_cprestore_offset = -1; | |
576 | ||
67c1ffbe | 577 | /* Similar for NewABI PIC code, where $gp is callee-saved. NewABI has some |
6478892d | 578 | more optimizations, it can use a register value instead of a memory-saved |
956cd1d6 | 579 | offset and even an other register than $gp as global pointer. */ |
6478892d TS |
580 | static offsetT mips_cpreturn_offset = -1; |
581 | static int mips_cpreturn_register = -1; | |
582 | static int mips_gp_register = GP; | |
def2e0dd | 583 | static int mips_gprel_offset = 0; |
6478892d | 584 | |
7a621144 DJ |
585 | /* Whether mips_cprestore_offset has been set in the current function |
586 | (or whether it has already been warned about, if not). */ | |
587 | static int mips_cprestore_valid = 0; | |
588 | ||
252b5132 RH |
589 | /* This is the register which holds the stack frame, as set by the |
590 | .frame pseudo-op. This is needed to implement .cprestore. */ | |
591 | static int mips_frame_reg = SP; | |
592 | ||
7a621144 DJ |
593 | /* Whether mips_frame_reg has been set in the current function |
594 | (or whether it has already been warned about, if not). */ | |
595 | static int mips_frame_reg_valid = 0; | |
596 | ||
252b5132 RH |
597 | /* To output NOP instructions correctly, we need to keep information |
598 | about the previous two instructions. */ | |
599 | ||
600 | /* Whether we are optimizing. The default value of 2 means to remove | |
601 | unneeded NOPs and swap branch instructions when possible. A value | |
602 | of 1 means to not swap branches. A value of 0 means to always | |
603 | insert NOPs. */ | |
604 | static int mips_optimize = 2; | |
605 | ||
606 | /* Debugging level. -g sets this to 2. -gN sets this to N. -g0 is | |
607 | equivalent to seeing no -g option at all. */ | |
608 | static int mips_debug = 0; | |
609 | ||
7d8e00cf RS |
610 | /* The maximum number of NOPs needed to avoid the VR4130 mflo/mfhi errata. */ |
611 | #define MAX_VR4130_NOPS 4 | |
612 | ||
613 | /* The maximum number of NOPs needed to fill delay slots. */ | |
614 | #define MAX_DELAY_NOPS 2 | |
615 | ||
616 | /* The maximum number of NOPs needed for any purpose. */ | |
617 | #define MAX_NOPS 4 | |
71400594 RS |
618 | |
619 | /* A list of previous instructions, with index 0 being the most recent. | |
620 | We need to look back MAX_NOPS instructions when filling delay slots | |
621 | or working around processor errata. We need to look back one | |
622 | instruction further if we're thinking about using history[0] to | |
623 | fill a branch delay slot. */ | |
624 | static struct mips_cl_insn history[1 + MAX_NOPS]; | |
252b5132 | 625 | |
1e915849 RS |
626 | /* Nop instructions used by emit_nop. */ |
627 | static struct mips_cl_insn nop_insn, mips16_nop_insn; | |
628 | ||
629 | /* The appropriate nop for the current mode. */ | |
630 | #define NOP_INSN (mips_opts.mips16 ? &mips16_nop_insn : &nop_insn) | |
252b5132 | 631 | |
252b5132 RH |
632 | /* If this is set, it points to a frag holding nop instructions which |
633 | were inserted before the start of a noreorder section. If those | |
634 | nops turn out to be unnecessary, the size of the frag can be | |
635 | decreased. */ | |
636 | static fragS *prev_nop_frag; | |
637 | ||
638 | /* The number of nop instructions we created in prev_nop_frag. */ | |
639 | static int prev_nop_frag_holds; | |
640 | ||
641 | /* The number of nop instructions that we know we need in | |
bdaaa2e1 | 642 | prev_nop_frag. */ |
252b5132 RH |
643 | static int prev_nop_frag_required; |
644 | ||
645 | /* The number of instructions we've seen since prev_nop_frag. */ | |
646 | static int prev_nop_frag_since; | |
647 | ||
648 | /* For ECOFF and ELF, relocations against symbols are done in two | |
649 | parts, with a HI relocation and a LO relocation. Each relocation | |
650 | has only 16 bits of space to store an addend. This means that in | |
651 | order for the linker to handle carries correctly, it must be able | |
652 | to locate both the HI and the LO relocation. This means that the | |
653 | relocations must appear in order in the relocation table. | |
654 | ||
655 | In order to implement this, we keep track of each unmatched HI | |
656 | relocation. We then sort them so that they immediately precede the | |
bdaaa2e1 | 657 | corresponding LO relocation. */ |
252b5132 | 658 | |
e972090a NC |
659 | struct mips_hi_fixup |
660 | { | |
252b5132 RH |
661 | /* Next HI fixup. */ |
662 | struct mips_hi_fixup *next; | |
663 | /* This fixup. */ | |
664 | fixS *fixp; | |
665 | /* The section this fixup is in. */ | |
666 | segT seg; | |
667 | }; | |
668 | ||
669 | /* The list of unmatched HI relocs. */ | |
670 | ||
671 | static struct mips_hi_fixup *mips_hi_fixup_list; | |
672 | ||
64bdfcaf RS |
673 | /* The frag containing the last explicit relocation operator. |
674 | Null if explicit relocations have not been used. */ | |
675 | ||
676 | static fragS *prev_reloc_op_frag; | |
677 | ||
252b5132 RH |
678 | /* Map normal MIPS register numbers to mips16 register numbers. */ |
679 | ||
680 | #define X ILLEGAL_REG | |
e972090a NC |
681 | static const int mips32_to_16_reg_map[] = |
682 | { | |
252b5132 RH |
683 | X, X, 2, 3, 4, 5, 6, 7, |
684 | X, X, X, X, X, X, X, X, | |
685 | 0, 1, X, X, X, X, X, X, | |
686 | X, X, X, X, X, X, X, X | |
687 | }; | |
688 | #undef X | |
689 | ||
690 | /* Map mips16 register numbers to normal MIPS register numbers. */ | |
691 | ||
e972090a NC |
692 | static const unsigned int mips16_to_32_reg_map[] = |
693 | { | |
252b5132 RH |
694 | 16, 17, 2, 3, 4, 5, 6, 7 |
695 | }; | |
60b63b72 | 696 | |
71400594 RS |
697 | /* Classifies the kind of instructions we're interested in when |
698 | implementing -mfix-vr4120. */ | |
699 | enum fix_vr4120_class { | |
700 | FIX_VR4120_MACC, | |
701 | FIX_VR4120_DMACC, | |
702 | FIX_VR4120_MULT, | |
703 | FIX_VR4120_DMULT, | |
704 | FIX_VR4120_DIV, | |
705 | FIX_VR4120_MTHILO, | |
706 | NUM_FIX_VR4120_CLASSES | |
707 | }; | |
708 | ||
709 | /* Given two FIX_VR4120_* values X and Y, bit Y of element X is set if | |
710 | there must be at least one other instruction between an instruction | |
711 | of type X and an instruction of type Y. */ | |
712 | static unsigned int vr4120_conflicts[NUM_FIX_VR4120_CLASSES]; | |
713 | ||
714 | /* True if -mfix-vr4120 is in force. */ | |
d766e8ec | 715 | static int mips_fix_vr4120; |
4a6a3df4 | 716 | |
7d8e00cf RS |
717 | /* ...likewise -mfix-vr4130. */ |
718 | static int mips_fix_vr4130; | |
719 | ||
4a6a3df4 AO |
720 | /* We don't relax branches by default, since this causes us to expand |
721 | `la .l2 - .l1' if there's a branch between .l1 and .l2, because we | |
722 | fail to compute the offset before expanding the macro to the most | |
723 | efficient expansion. */ | |
724 | ||
725 | static int mips_relax_branch; | |
252b5132 | 726 | \f |
4d7206a2 RS |
727 | /* The expansion of many macros depends on the type of symbol that |
728 | they refer to. For example, when generating position-dependent code, | |
729 | a macro that refers to a symbol may have two different expansions, | |
730 | one which uses GP-relative addresses and one which uses absolute | |
731 | addresses. When generating SVR4-style PIC, a macro may have | |
732 | different expansions for local and global symbols. | |
733 | ||
734 | We handle these situations by generating both sequences and putting | |
735 | them in variant frags. In position-dependent code, the first sequence | |
736 | will be the GP-relative one and the second sequence will be the | |
737 | absolute one. In SVR4 PIC, the first sequence will be for global | |
738 | symbols and the second will be for local symbols. | |
739 | ||
584892a6 RS |
740 | The frag's "subtype" is RELAX_ENCODE (FIRST, SECOND), where FIRST and |
741 | SECOND are the lengths of the two sequences in bytes. These fields | |
742 | can be extracted using RELAX_FIRST() and RELAX_SECOND(). In addition, | |
743 | the subtype has the following flags: | |
4d7206a2 | 744 | |
584892a6 RS |
745 | RELAX_USE_SECOND |
746 | Set if it has been decided that we should use the second | |
747 | sequence instead of the first. | |
748 | ||
749 | RELAX_SECOND_LONGER | |
750 | Set in the first variant frag if the macro's second implementation | |
751 | is longer than its first. This refers to the macro as a whole, | |
752 | not an individual relaxation. | |
753 | ||
754 | RELAX_NOMACRO | |
755 | Set in the first variant frag if the macro appeared in a .set nomacro | |
756 | block and if one alternative requires a warning but the other does not. | |
757 | ||
758 | RELAX_DELAY_SLOT | |
759 | Like RELAX_NOMACRO, but indicates that the macro appears in a branch | |
760 | delay slot. | |
4d7206a2 RS |
761 | |
762 | The frag's "opcode" points to the first fixup for relaxable code. | |
763 | ||
764 | Relaxable macros are generated using a sequence such as: | |
765 | ||
766 | relax_start (SYMBOL); | |
767 | ... generate first expansion ... | |
768 | relax_switch (); | |
769 | ... generate second expansion ... | |
770 | relax_end (); | |
771 | ||
772 | The code and fixups for the unwanted alternative are discarded | |
773 | by md_convert_frag. */ | |
584892a6 | 774 | #define RELAX_ENCODE(FIRST, SECOND) (((FIRST) << 8) | (SECOND)) |
4d7206a2 | 775 | |
584892a6 RS |
776 | #define RELAX_FIRST(X) (((X) >> 8) & 0xff) |
777 | #define RELAX_SECOND(X) ((X) & 0xff) | |
778 | #define RELAX_USE_SECOND 0x10000 | |
779 | #define RELAX_SECOND_LONGER 0x20000 | |
780 | #define RELAX_NOMACRO 0x40000 | |
781 | #define RELAX_DELAY_SLOT 0x80000 | |
252b5132 | 782 | |
4a6a3df4 AO |
783 | /* Branch without likely bit. If label is out of range, we turn: |
784 | ||
785 | beq reg1, reg2, label | |
786 | delay slot | |
787 | ||
788 | into | |
789 | ||
790 | bne reg1, reg2, 0f | |
791 | nop | |
792 | j label | |
793 | 0: delay slot | |
794 | ||
795 | with the following opcode replacements: | |
796 | ||
797 | beq <-> bne | |
798 | blez <-> bgtz | |
799 | bltz <-> bgez | |
800 | bc1f <-> bc1t | |
801 | ||
802 | bltzal <-> bgezal (with jal label instead of j label) | |
803 | ||
804 | Even though keeping the delay slot instruction in the delay slot of | |
805 | the branch would be more efficient, it would be very tricky to do | |
806 | correctly, because we'd have to introduce a variable frag *after* | |
807 | the delay slot instruction, and expand that instead. Let's do it | |
808 | the easy way for now, even if the branch-not-taken case now costs | |
809 | one additional instruction. Out-of-range branches are not supposed | |
810 | to be common, anyway. | |
811 | ||
812 | Branch likely. If label is out of range, we turn: | |
813 | ||
814 | beql reg1, reg2, label | |
815 | delay slot (annulled if branch not taken) | |
816 | ||
817 | into | |
818 | ||
819 | beql reg1, reg2, 1f | |
820 | nop | |
821 | beql $0, $0, 2f | |
822 | nop | |
823 | 1: j[al] label | |
824 | delay slot (executed only if branch taken) | |
825 | 2: | |
826 | ||
827 | It would be possible to generate a shorter sequence by losing the | |
828 | likely bit, generating something like: | |
b34976b6 | 829 | |
4a6a3df4 AO |
830 | bne reg1, reg2, 0f |
831 | nop | |
832 | j[al] label | |
833 | delay slot (executed only if branch taken) | |
834 | 0: | |
835 | ||
836 | beql -> bne | |
837 | bnel -> beq | |
838 | blezl -> bgtz | |
839 | bgtzl -> blez | |
840 | bltzl -> bgez | |
841 | bgezl -> bltz | |
842 | bc1fl -> bc1t | |
843 | bc1tl -> bc1f | |
844 | ||
845 | bltzall -> bgezal (with jal label instead of j label) | |
846 | bgezall -> bltzal (ditto) | |
847 | ||
848 | ||
849 | but it's not clear that it would actually improve performance. */ | |
af6ae2ad | 850 | #define RELAX_BRANCH_ENCODE(uncond, likely, link, toofar) \ |
4a6a3df4 AO |
851 | ((relax_substateT) \ |
852 | (0xc0000000 \ | |
853 | | ((toofar) ? 1 : 0) \ | |
854 | | ((link) ? 2 : 0) \ | |
855 | | ((likely) ? 4 : 0) \ | |
af6ae2ad | 856 | | ((uncond) ? 8 : 0))) |
4a6a3df4 | 857 | #define RELAX_BRANCH_P(i) (((i) & 0xf0000000) == 0xc0000000) |
4a6a3df4 AO |
858 | #define RELAX_BRANCH_UNCOND(i) (((i) & 8) != 0) |
859 | #define RELAX_BRANCH_LIKELY(i) (((i) & 4) != 0) | |
860 | #define RELAX_BRANCH_LINK(i) (((i) & 2) != 0) | |
ae6063d4 | 861 | #define RELAX_BRANCH_TOOFAR(i) (((i) & 1) != 0) |
4a6a3df4 | 862 | |
252b5132 RH |
863 | /* For mips16 code, we use an entirely different form of relaxation. |
864 | mips16 supports two versions of most instructions which take | |
865 | immediate values: a small one which takes some small value, and a | |
866 | larger one which takes a 16 bit value. Since branches also follow | |
867 | this pattern, relaxing these values is required. | |
868 | ||
869 | We can assemble both mips16 and normal MIPS code in a single | |
870 | object. Therefore, we need to support this type of relaxation at | |
871 | the same time that we support the relaxation described above. We | |
872 | use the high bit of the subtype field to distinguish these cases. | |
873 | ||
874 | The information we store for this type of relaxation is the | |
875 | argument code found in the opcode file for this relocation, whether | |
876 | the user explicitly requested a small or extended form, and whether | |
877 | the relocation is in a jump or jal delay slot. That tells us the | |
878 | size of the value, and how it should be stored. We also store | |
879 | whether the fragment is considered to be extended or not. We also | |
880 | store whether this is known to be a branch to a different section, | |
881 | whether we have tried to relax this frag yet, and whether we have | |
882 | ever extended a PC relative fragment because of a shift count. */ | |
883 | #define RELAX_MIPS16_ENCODE(type, small, ext, dslot, jal_dslot) \ | |
884 | (0x80000000 \ | |
885 | | ((type) & 0xff) \ | |
886 | | ((small) ? 0x100 : 0) \ | |
887 | | ((ext) ? 0x200 : 0) \ | |
888 | | ((dslot) ? 0x400 : 0) \ | |
889 | | ((jal_dslot) ? 0x800 : 0)) | |
4a6a3df4 | 890 | #define RELAX_MIPS16_P(i) (((i) & 0xc0000000) == 0x80000000) |
252b5132 RH |
891 | #define RELAX_MIPS16_TYPE(i) ((i) & 0xff) |
892 | #define RELAX_MIPS16_USER_SMALL(i) (((i) & 0x100) != 0) | |
893 | #define RELAX_MIPS16_USER_EXT(i) (((i) & 0x200) != 0) | |
894 | #define RELAX_MIPS16_DSLOT(i) (((i) & 0x400) != 0) | |
895 | #define RELAX_MIPS16_JAL_DSLOT(i) (((i) & 0x800) != 0) | |
896 | #define RELAX_MIPS16_EXTENDED(i) (((i) & 0x1000) != 0) | |
897 | #define RELAX_MIPS16_MARK_EXTENDED(i) ((i) | 0x1000) | |
898 | #define RELAX_MIPS16_CLEAR_EXTENDED(i) ((i) &~ 0x1000) | |
899 | #define RELAX_MIPS16_LONG_BRANCH(i) (((i) & 0x2000) != 0) | |
900 | #define RELAX_MIPS16_MARK_LONG_BRANCH(i) ((i) | 0x2000) | |
901 | #define RELAX_MIPS16_CLEAR_LONG_BRANCH(i) ((i) &~ 0x2000) | |
885add95 CD |
902 | |
903 | /* Is the given value a sign-extended 32-bit value? */ | |
904 | #define IS_SEXT_32BIT_NUM(x) \ | |
905 | (((x) &~ (offsetT) 0x7fffffff) == 0 \ | |
906 | || (((x) &~ (offsetT) 0x7fffffff) == ~ (offsetT) 0x7fffffff)) | |
907 | ||
908 | /* Is the given value a sign-extended 16-bit value? */ | |
909 | #define IS_SEXT_16BIT_NUM(x) \ | |
910 | (((x) &~ (offsetT) 0x7fff) == 0 \ | |
911 | || (((x) &~ (offsetT) 0x7fff) == ~ (offsetT) 0x7fff)) | |
912 | ||
2051e8c4 MR |
913 | /* Is the given value a zero-extended 32-bit value? Or a negated one? */ |
914 | #define IS_ZEXT_32BIT_NUM(x) \ | |
915 | (((x) &~ (offsetT) 0xffffffff) == 0 \ | |
916 | || (((x) &~ (offsetT) 0xffffffff) == ~ (offsetT) 0xffffffff)) | |
917 | ||
bf12938e RS |
918 | /* Replace bits MASK << SHIFT of STRUCT with the equivalent bits in |
919 | VALUE << SHIFT. VALUE is evaluated exactly once. */ | |
920 | #define INSERT_BITS(STRUCT, VALUE, MASK, SHIFT) \ | |
921 | (STRUCT) = (((STRUCT) & ~((MASK) << (SHIFT))) \ | |
922 | | (((VALUE) & (MASK)) << (SHIFT))) | |
923 | ||
924 | /* Extract bits MASK << SHIFT from STRUCT and shift them right | |
925 | SHIFT places. */ | |
926 | #define EXTRACT_BITS(STRUCT, MASK, SHIFT) \ | |
927 | (((STRUCT) >> (SHIFT)) & (MASK)) | |
928 | ||
929 | /* Change INSN's opcode so that the operand given by FIELD has value VALUE. | |
930 | INSN is a mips_cl_insn structure and VALUE is evaluated exactly once. | |
931 | ||
932 | include/opcode/mips.h specifies operand fields using the macros | |
933 | OP_MASK_<FIELD> and OP_SH_<FIELD>. The MIPS16 equivalents start | |
934 | with "MIPS16OP" instead of "OP". */ | |
935 | #define INSERT_OPERAND(FIELD, INSN, VALUE) \ | |
936 | INSERT_BITS ((INSN).insn_opcode, VALUE, OP_MASK_##FIELD, OP_SH_##FIELD) | |
937 | #define MIPS16_INSERT_OPERAND(FIELD, INSN, VALUE) \ | |
938 | INSERT_BITS ((INSN).insn_opcode, VALUE, \ | |
939 | MIPS16OP_MASK_##FIELD, MIPS16OP_SH_##FIELD) | |
940 | ||
941 | /* Extract the operand given by FIELD from mips_cl_insn INSN. */ | |
942 | #define EXTRACT_OPERAND(FIELD, INSN) \ | |
943 | EXTRACT_BITS ((INSN).insn_opcode, OP_MASK_##FIELD, OP_SH_##FIELD) | |
944 | #define MIPS16_EXTRACT_OPERAND(FIELD, INSN) \ | |
945 | EXTRACT_BITS ((INSN).insn_opcode, \ | |
946 | MIPS16OP_MASK_##FIELD, \ | |
947 | MIPS16OP_SH_##FIELD) | |
4d7206a2 RS |
948 | \f |
949 | /* Global variables used when generating relaxable macros. See the | |
950 | comment above RELAX_ENCODE for more details about how relaxation | |
951 | is used. */ | |
952 | static struct { | |
953 | /* 0 if we're not emitting a relaxable macro. | |
954 | 1 if we're emitting the first of the two relaxation alternatives. | |
955 | 2 if we're emitting the second alternative. */ | |
956 | int sequence; | |
957 | ||
958 | /* The first relaxable fixup in the current frag. (In other words, | |
959 | the first fixup that refers to relaxable code.) */ | |
960 | fixS *first_fixup; | |
961 | ||
962 | /* sizes[0] says how many bytes of the first alternative are stored in | |
963 | the current frag. Likewise sizes[1] for the second alternative. */ | |
964 | unsigned int sizes[2]; | |
965 | ||
966 | /* The symbol on which the choice of sequence depends. */ | |
967 | symbolS *symbol; | |
968 | } mips_relax; | |
252b5132 | 969 | \f |
584892a6 RS |
970 | /* Global variables used to decide whether a macro needs a warning. */ |
971 | static struct { | |
972 | /* True if the macro is in a branch delay slot. */ | |
973 | bfd_boolean delay_slot_p; | |
974 | ||
975 | /* For relaxable macros, sizes[0] is the length of the first alternative | |
976 | in bytes and sizes[1] is the length of the second alternative. | |
977 | For non-relaxable macros, both elements give the length of the | |
978 | macro in bytes. */ | |
979 | unsigned int sizes[2]; | |
980 | ||
981 | /* The first variant frag for this macro. */ | |
982 | fragS *first_frag; | |
983 | } mips_macro_warning; | |
984 | \f | |
252b5132 RH |
985 | /* Prototypes for static functions. */ |
986 | ||
17a2f251 | 987 | #define internalError() \ |
252b5132 | 988 | as_fatal (_("internal Error, line %d, %s"), __LINE__, __FILE__) |
252b5132 RH |
989 | |
990 | enum mips_regclass { MIPS_GR_REG, MIPS_FP_REG, MIPS16_REG }; | |
991 | ||
b34976b6 | 992 | static void append_insn |
4d7206a2 | 993 | (struct mips_cl_insn *ip, expressionS *p, bfd_reloc_code_real_type *r); |
7d10b47d | 994 | static void mips_no_prev_insn (void); |
b34976b6 | 995 | static void mips16_macro_build |
67c0d1eb RS |
996 | (expressionS *, const char *, const char *, va_list); |
997 | static void load_register (int, expressionS *, int); | |
584892a6 RS |
998 | static void macro_start (void); |
999 | static void macro_end (void); | |
17a2f251 TS |
1000 | static void macro (struct mips_cl_insn * ip); |
1001 | static void mips16_macro (struct mips_cl_insn * ip); | |
252b5132 | 1002 | #ifdef LOSING_COMPILER |
17a2f251 | 1003 | static void macro2 (struct mips_cl_insn * ip); |
252b5132 | 1004 | #endif |
17a2f251 TS |
1005 | static void mips_ip (char *str, struct mips_cl_insn * ip); |
1006 | static void mips16_ip (char *str, struct mips_cl_insn * ip); | |
b34976b6 | 1007 | static void mips16_immed |
17a2f251 TS |
1008 | (char *, unsigned int, int, offsetT, bfd_boolean, bfd_boolean, bfd_boolean, |
1009 | unsigned long *, bfd_boolean *, unsigned short *); | |
5e0116d5 | 1010 | static size_t my_getSmallExpression |
17a2f251 TS |
1011 | (expressionS *, bfd_reloc_code_real_type *, char *); |
1012 | static void my_getExpression (expressionS *, char *); | |
1013 | static void s_align (int); | |
1014 | static void s_change_sec (int); | |
1015 | static void s_change_section (int); | |
1016 | static void s_cons (int); | |
1017 | static void s_float_cons (int); | |
1018 | static void s_mips_globl (int); | |
1019 | static void s_option (int); | |
1020 | static void s_mipsset (int); | |
1021 | static void s_abicalls (int); | |
1022 | static void s_cpload (int); | |
1023 | static void s_cpsetup (int); | |
1024 | static void s_cplocal (int); | |
1025 | static void s_cprestore (int); | |
1026 | static void s_cpreturn (int); | |
1027 | static void s_gpvalue (int); | |
1028 | static void s_gpword (int); | |
1029 | static void s_gpdword (int); | |
1030 | static void s_cpadd (int); | |
1031 | static void s_insn (int); | |
1032 | static void md_obj_begin (void); | |
1033 | static void md_obj_end (void); | |
1034 | static void s_mips_ent (int); | |
1035 | static void s_mips_end (int); | |
1036 | static void s_mips_frame (int); | |
1037 | static void s_mips_mask (int reg_type); | |
1038 | static void s_mips_stab (int); | |
1039 | static void s_mips_weakext (int); | |
1040 | static void s_mips_file (int); | |
1041 | static void s_mips_loc (int); | |
1042 | static bfd_boolean pic_need_relax (symbolS *, asection *); | |
4a6a3df4 | 1043 | static int relaxed_branch_length (fragS *, asection *, int); |
17a2f251 | 1044 | static int validate_mips_insn (const struct mips_opcode *); |
e7af610e NC |
1045 | |
1046 | /* Table and functions used to map between CPU/ISA names, and | |
1047 | ISA levels, and CPU numbers. */ | |
1048 | ||
e972090a NC |
1049 | struct mips_cpu_info |
1050 | { | |
e7af610e | 1051 | const char *name; /* CPU or ISA name. */ |
ad3fea08 | 1052 | int flags; /* ASEs available, or ISA flag. */ |
e7af610e NC |
1053 | int isa; /* ISA level. */ |
1054 | int cpu; /* CPU number (default CPU if ISA). */ | |
1055 | }; | |
1056 | ||
ad3fea08 TS |
1057 | #define MIPS_CPU_IS_ISA 0x0001 /* Is this an ISA? (If 0, a CPU.) */ |
1058 | #define MIPS_CPU_ASE_SMARTMIPS 0x0002 /* CPU implements SmartMIPS ASE */ | |
1059 | #define MIPS_CPU_ASE_DSP 0x0004 /* CPU implements DSP ASE */ | |
1060 | #define MIPS_CPU_ASE_MT 0x0008 /* CPU implements MT ASE */ | |
1061 | #define MIPS_CPU_ASE_MIPS3D 0x0010 /* CPU implements MIPS-3D ASE */ | |
1062 | #define MIPS_CPU_ASE_MDMX 0x0020 /* CPU implements MDMX ASE */ | |
8b082fb1 | 1063 | #define MIPS_CPU_ASE_DSPR2 0x0040 /* CPU implements DSP R2 ASE */ |
ad3fea08 | 1064 | |
17a2f251 TS |
1065 | static const struct mips_cpu_info *mips_parse_cpu (const char *, const char *); |
1066 | static const struct mips_cpu_info *mips_cpu_info_from_isa (int); | |
1067 | static const struct mips_cpu_info *mips_cpu_info_from_arch (int); | |
252b5132 RH |
1068 | \f |
1069 | /* Pseudo-op table. | |
1070 | ||
1071 | The following pseudo-ops from the Kane and Heinrich MIPS book | |
1072 | should be defined here, but are currently unsupported: .alias, | |
1073 | .galive, .gjaldef, .gjrlive, .livereg, .noalias. | |
1074 | ||
1075 | The following pseudo-ops from the Kane and Heinrich MIPS book are | |
1076 | specific to the type of debugging information being generated, and | |
1077 | should be defined by the object format: .aent, .begin, .bend, | |
1078 | .bgnb, .end, .endb, .ent, .fmask, .frame, .loc, .mask, .verstamp, | |
1079 | .vreg. | |
1080 | ||
1081 | The following pseudo-ops from the Kane and Heinrich MIPS book are | |
1082 | not MIPS CPU specific, but are also not specific to the object file | |
1083 | format. This file is probably the best place to define them, but | |
d84bcf09 | 1084 | they are not currently supported: .asm0, .endr, .lab, .struct. */ |
252b5132 | 1085 | |
e972090a NC |
1086 | static const pseudo_typeS mips_pseudo_table[] = |
1087 | { | |
beae10d5 | 1088 | /* MIPS specific pseudo-ops. */ |
252b5132 RH |
1089 | {"option", s_option, 0}, |
1090 | {"set", s_mipsset, 0}, | |
1091 | {"rdata", s_change_sec, 'r'}, | |
1092 | {"sdata", s_change_sec, 's'}, | |
1093 | {"livereg", s_ignore, 0}, | |
1094 | {"abicalls", s_abicalls, 0}, | |
1095 | {"cpload", s_cpload, 0}, | |
6478892d TS |
1096 | {"cpsetup", s_cpsetup, 0}, |
1097 | {"cplocal", s_cplocal, 0}, | |
252b5132 | 1098 | {"cprestore", s_cprestore, 0}, |
6478892d TS |
1099 | {"cpreturn", s_cpreturn, 0}, |
1100 | {"gpvalue", s_gpvalue, 0}, | |
252b5132 | 1101 | {"gpword", s_gpword, 0}, |
10181a0d | 1102 | {"gpdword", s_gpdword, 0}, |
252b5132 RH |
1103 | {"cpadd", s_cpadd, 0}, |
1104 | {"insn", s_insn, 0}, | |
1105 | ||
beae10d5 | 1106 | /* Relatively generic pseudo-ops that happen to be used on MIPS |
252b5132 RH |
1107 | chips. */ |
1108 | {"asciiz", stringer, 1}, | |
1109 | {"bss", s_change_sec, 'b'}, | |
1110 | {"err", s_err, 0}, | |
1111 | {"half", s_cons, 1}, | |
1112 | {"dword", s_cons, 3}, | |
1113 | {"weakext", s_mips_weakext, 0}, | |
7c752c2a TS |
1114 | {"origin", s_org, 0}, |
1115 | {"repeat", s_rept, 0}, | |
252b5132 | 1116 | |
beae10d5 | 1117 | /* These pseudo-ops are defined in read.c, but must be overridden |
252b5132 RH |
1118 | here for one reason or another. */ |
1119 | {"align", s_align, 0}, | |
1120 | {"byte", s_cons, 0}, | |
1121 | {"data", s_change_sec, 'd'}, | |
1122 | {"double", s_float_cons, 'd'}, | |
1123 | {"float", s_float_cons, 'f'}, | |
1124 | {"globl", s_mips_globl, 0}, | |
1125 | {"global", s_mips_globl, 0}, | |
1126 | {"hword", s_cons, 1}, | |
1127 | {"int", s_cons, 2}, | |
1128 | {"long", s_cons, 2}, | |
1129 | {"octa", s_cons, 4}, | |
1130 | {"quad", s_cons, 3}, | |
cca86cc8 | 1131 | {"section", s_change_section, 0}, |
252b5132 RH |
1132 | {"short", s_cons, 1}, |
1133 | {"single", s_float_cons, 'f'}, | |
1134 | {"stabn", s_mips_stab, 'n'}, | |
1135 | {"text", s_change_sec, 't'}, | |
1136 | {"word", s_cons, 2}, | |
add56521 | 1137 | |
add56521 | 1138 | { "extern", ecoff_directive_extern, 0}, |
add56521 | 1139 | |
43841e91 | 1140 | { NULL, NULL, 0 }, |
252b5132 RH |
1141 | }; |
1142 | ||
e972090a NC |
1143 | static const pseudo_typeS mips_nonecoff_pseudo_table[] = |
1144 | { | |
beae10d5 KH |
1145 | /* These pseudo-ops should be defined by the object file format. |
1146 | However, a.out doesn't support them, so we have versions here. */ | |
252b5132 RH |
1147 | {"aent", s_mips_ent, 1}, |
1148 | {"bgnb", s_ignore, 0}, | |
1149 | {"end", s_mips_end, 0}, | |
1150 | {"endb", s_ignore, 0}, | |
1151 | {"ent", s_mips_ent, 0}, | |
c5dd6aab | 1152 | {"file", s_mips_file, 0}, |
252b5132 RH |
1153 | {"fmask", s_mips_mask, 'F'}, |
1154 | {"frame", s_mips_frame, 0}, | |
c5dd6aab | 1155 | {"loc", s_mips_loc, 0}, |
252b5132 RH |
1156 | {"mask", s_mips_mask, 'R'}, |
1157 | {"verstamp", s_ignore, 0}, | |
43841e91 | 1158 | { NULL, NULL, 0 }, |
252b5132 RH |
1159 | }; |
1160 | ||
17a2f251 | 1161 | extern void pop_insert (const pseudo_typeS *); |
252b5132 RH |
1162 | |
1163 | void | |
17a2f251 | 1164 | mips_pop_insert (void) |
252b5132 RH |
1165 | { |
1166 | pop_insert (mips_pseudo_table); | |
1167 | if (! ECOFF_DEBUGGING) | |
1168 | pop_insert (mips_nonecoff_pseudo_table); | |
1169 | } | |
1170 | \f | |
1171 | /* Symbols labelling the current insn. */ | |
1172 | ||
e972090a NC |
1173 | struct insn_label_list |
1174 | { | |
252b5132 RH |
1175 | struct insn_label_list *next; |
1176 | symbolS *label; | |
1177 | }; | |
1178 | ||
252b5132 | 1179 | static struct insn_label_list *free_insn_labels; |
a8dbcb85 | 1180 | #define label_list tc_segment_info_data |
252b5132 | 1181 | |
17a2f251 | 1182 | static void mips_clear_insn_labels (void); |
252b5132 RH |
1183 | |
1184 | static inline void | |
17a2f251 | 1185 | mips_clear_insn_labels (void) |
252b5132 RH |
1186 | { |
1187 | register struct insn_label_list **pl; | |
a8dbcb85 | 1188 | segment_info_type *si; |
252b5132 | 1189 | |
a8dbcb85 TS |
1190 | if (now_seg) |
1191 | { | |
1192 | for (pl = &free_insn_labels; *pl != NULL; pl = &(*pl)->next) | |
1193 | ; | |
1194 | ||
1195 | si = seg_info (now_seg); | |
1196 | *pl = si->label_list; | |
1197 | si->label_list = NULL; | |
1198 | } | |
252b5132 | 1199 | } |
a8dbcb85 | 1200 | |
252b5132 RH |
1201 | \f |
1202 | static char *expr_end; | |
1203 | ||
1204 | /* Expressions which appear in instructions. These are set by | |
1205 | mips_ip. */ | |
1206 | ||
1207 | static expressionS imm_expr; | |
5f74bc13 | 1208 | static expressionS imm2_expr; |
252b5132 RH |
1209 | static expressionS offset_expr; |
1210 | ||
1211 | /* Relocs associated with imm_expr and offset_expr. */ | |
1212 | ||
f6688943 TS |
1213 | static bfd_reloc_code_real_type imm_reloc[3] |
1214 | = {BFD_RELOC_UNUSED, BFD_RELOC_UNUSED, BFD_RELOC_UNUSED}; | |
1215 | static bfd_reloc_code_real_type offset_reloc[3] | |
1216 | = {BFD_RELOC_UNUSED, BFD_RELOC_UNUSED, BFD_RELOC_UNUSED}; | |
252b5132 | 1217 | |
252b5132 RH |
1218 | /* These are set by mips16_ip if an explicit extension is used. */ |
1219 | ||
b34976b6 | 1220 | static bfd_boolean mips16_small, mips16_ext; |
252b5132 | 1221 | |
7ed4a06a | 1222 | #ifdef OBJ_ELF |
ecb4347a DJ |
1223 | /* The pdr segment for per procedure frame/regmask info. Not used for |
1224 | ECOFF debugging. */ | |
252b5132 RH |
1225 | |
1226 | static segT pdr_seg; | |
7ed4a06a | 1227 | #endif |
252b5132 | 1228 | |
e013f690 TS |
1229 | /* The default target format to use. */ |
1230 | ||
1231 | const char * | |
17a2f251 | 1232 | mips_target_format (void) |
e013f690 TS |
1233 | { |
1234 | switch (OUTPUT_FLAVOR) | |
1235 | { | |
e013f690 TS |
1236 | case bfd_target_ecoff_flavour: |
1237 | return target_big_endian ? "ecoff-bigmips" : ECOFF_LITTLE_FORMAT; | |
1238 | case bfd_target_coff_flavour: | |
1239 | return "pe-mips"; | |
1240 | case bfd_target_elf_flavour: | |
0a44bf69 RS |
1241 | #ifdef TE_VXWORKS |
1242 | if (!HAVE_64BIT_OBJECTS && !HAVE_NEWABI) | |
1243 | return (target_big_endian | |
1244 | ? "elf32-bigmips-vxworks" | |
1245 | : "elf32-littlemips-vxworks"); | |
1246 | #endif | |
e013f690 | 1247 | #ifdef TE_TMIPS |
cfe86eaa | 1248 | /* This is traditional mips. */ |
e013f690 | 1249 | return (target_big_endian |
cfe86eaa TS |
1250 | ? (HAVE_64BIT_OBJECTS |
1251 | ? "elf64-tradbigmips" | |
1252 | : (HAVE_NEWABI | |
1253 | ? "elf32-ntradbigmips" : "elf32-tradbigmips")) | |
1254 | : (HAVE_64BIT_OBJECTS | |
1255 | ? "elf64-tradlittlemips" | |
1256 | : (HAVE_NEWABI | |
1257 | ? "elf32-ntradlittlemips" : "elf32-tradlittlemips"))); | |
e013f690 TS |
1258 | #else |
1259 | return (target_big_endian | |
cfe86eaa TS |
1260 | ? (HAVE_64BIT_OBJECTS |
1261 | ? "elf64-bigmips" | |
1262 | : (HAVE_NEWABI | |
1263 | ? "elf32-nbigmips" : "elf32-bigmips")) | |
1264 | : (HAVE_64BIT_OBJECTS | |
1265 | ? "elf64-littlemips" | |
1266 | : (HAVE_NEWABI | |
1267 | ? "elf32-nlittlemips" : "elf32-littlemips"))); | |
e013f690 TS |
1268 | #endif |
1269 | default: | |
1270 | abort (); | |
1271 | return NULL; | |
1272 | } | |
1273 | } | |
1274 | ||
1e915849 RS |
1275 | /* Return the length of instruction INSN. */ |
1276 | ||
1277 | static inline unsigned int | |
1278 | insn_length (const struct mips_cl_insn *insn) | |
1279 | { | |
1280 | if (!mips_opts.mips16) | |
1281 | return 4; | |
1282 | return insn->mips16_absolute_jump_p || insn->use_extend ? 4 : 2; | |
1283 | } | |
1284 | ||
1285 | /* Initialise INSN from opcode entry MO. Leave its position unspecified. */ | |
1286 | ||
1287 | static void | |
1288 | create_insn (struct mips_cl_insn *insn, const struct mips_opcode *mo) | |
1289 | { | |
1290 | size_t i; | |
1291 | ||
1292 | insn->insn_mo = mo; | |
1293 | insn->use_extend = FALSE; | |
1294 | insn->extend = 0; | |
1295 | insn->insn_opcode = mo->match; | |
1296 | insn->frag = NULL; | |
1297 | insn->where = 0; | |
1298 | for (i = 0; i < ARRAY_SIZE (insn->fixp); i++) | |
1299 | insn->fixp[i] = NULL; | |
1300 | insn->fixed_p = (mips_opts.noreorder > 0); | |
1301 | insn->noreorder_p = (mips_opts.noreorder > 0); | |
1302 | insn->mips16_absolute_jump_p = 0; | |
1303 | } | |
1304 | ||
1305 | /* Install INSN at the location specified by its "frag" and "where" fields. */ | |
1306 | ||
1307 | static void | |
1308 | install_insn (const struct mips_cl_insn *insn) | |
1309 | { | |
1310 | char *f = insn->frag->fr_literal + insn->where; | |
1311 | if (!mips_opts.mips16) | |
1312 | md_number_to_chars (f, insn->insn_opcode, 4); | |
1313 | else if (insn->mips16_absolute_jump_p) | |
1314 | { | |
1315 | md_number_to_chars (f, insn->insn_opcode >> 16, 2); | |
1316 | md_number_to_chars (f + 2, insn->insn_opcode & 0xffff, 2); | |
1317 | } | |
1318 | else | |
1319 | { | |
1320 | if (insn->use_extend) | |
1321 | { | |
1322 | md_number_to_chars (f, 0xf000 | insn->extend, 2); | |
1323 | f += 2; | |
1324 | } | |
1325 | md_number_to_chars (f, insn->insn_opcode, 2); | |
1326 | } | |
1327 | } | |
1328 | ||
1329 | /* Move INSN to offset WHERE in FRAG. Adjust the fixups accordingly | |
1330 | and install the opcode in the new location. */ | |
1331 | ||
1332 | static void | |
1333 | move_insn (struct mips_cl_insn *insn, fragS *frag, long where) | |
1334 | { | |
1335 | size_t i; | |
1336 | ||
1337 | insn->frag = frag; | |
1338 | insn->where = where; | |
1339 | for (i = 0; i < ARRAY_SIZE (insn->fixp); i++) | |
1340 | if (insn->fixp[i] != NULL) | |
1341 | { | |
1342 | insn->fixp[i]->fx_frag = frag; | |
1343 | insn->fixp[i]->fx_where = where; | |
1344 | } | |
1345 | install_insn (insn); | |
1346 | } | |
1347 | ||
1348 | /* Add INSN to the end of the output. */ | |
1349 | ||
1350 | static void | |
1351 | add_fixed_insn (struct mips_cl_insn *insn) | |
1352 | { | |
1353 | char *f = frag_more (insn_length (insn)); | |
1354 | move_insn (insn, frag_now, f - frag_now->fr_literal); | |
1355 | } | |
1356 | ||
1357 | /* Start a variant frag and move INSN to the start of the variant part, | |
1358 | marking it as fixed. The other arguments are as for frag_var. */ | |
1359 | ||
1360 | static void | |
1361 | add_relaxed_insn (struct mips_cl_insn *insn, int max_chars, int var, | |
1362 | relax_substateT subtype, symbolS *symbol, offsetT offset) | |
1363 | { | |
1364 | frag_grow (max_chars); | |
1365 | move_insn (insn, frag_now, frag_more (0) - frag_now->fr_literal); | |
1366 | insn->fixed_p = 1; | |
1367 | frag_var (rs_machine_dependent, max_chars, var, | |
1368 | subtype, symbol, offset, NULL); | |
1369 | } | |
1370 | ||
1371 | /* Insert N copies of INSN into the history buffer, starting at | |
1372 | position FIRST. Neither FIRST nor N need to be clipped. */ | |
1373 | ||
1374 | static void | |
1375 | insert_into_history (unsigned int first, unsigned int n, | |
1376 | const struct mips_cl_insn *insn) | |
1377 | { | |
1378 | if (mips_relax.sequence != 2) | |
1379 | { | |
1380 | unsigned int i; | |
1381 | ||
1382 | for (i = ARRAY_SIZE (history); i-- > first;) | |
1383 | if (i >= first + n) | |
1384 | history[i] = history[i - n]; | |
1385 | else | |
1386 | history[i] = *insn; | |
1387 | } | |
1388 | } | |
1389 | ||
1390 | /* Emit a nop instruction, recording it in the history buffer. */ | |
1391 | ||
1392 | static void | |
1393 | emit_nop (void) | |
1394 | { | |
1395 | add_fixed_insn (NOP_INSN); | |
1396 | insert_into_history (0, 1, NOP_INSN); | |
1397 | } | |
1398 | ||
71400594 RS |
1399 | /* Initialize vr4120_conflicts. There is a bit of duplication here: |
1400 | the idea is to make it obvious at a glance that each errata is | |
1401 | included. */ | |
1402 | ||
1403 | static void | |
1404 | init_vr4120_conflicts (void) | |
1405 | { | |
1406 | #define CONFLICT(FIRST, SECOND) \ | |
1407 | vr4120_conflicts[FIX_VR4120_##FIRST] |= 1 << FIX_VR4120_##SECOND | |
1408 | ||
1409 | /* Errata 21 - [D]DIV[U] after [D]MACC */ | |
1410 | CONFLICT (MACC, DIV); | |
1411 | CONFLICT (DMACC, DIV); | |
1412 | ||
1413 | /* Errata 23 - Continuous DMULT[U]/DMACC instructions. */ | |
1414 | CONFLICT (DMULT, DMULT); | |
1415 | CONFLICT (DMULT, DMACC); | |
1416 | CONFLICT (DMACC, DMULT); | |
1417 | CONFLICT (DMACC, DMACC); | |
1418 | ||
1419 | /* Errata 24 - MT{LO,HI} after [D]MACC */ | |
1420 | CONFLICT (MACC, MTHILO); | |
1421 | CONFLICT (DMACC, MTHILO); | |
1422 | ||
1423 | /* VR4181A errata MD(1): "If a MULT, MULTU, DMULT or DMULTU | |
1424 | instruction is executed immediately after a MACC or DMACC | |
1425 | instruction, the result of [either instruction] is incorrect." */ | |
1426 | CONFLICT (MACC, MULT); | |
1427 | CONFLICT (MACC, DMULT); | |
1428 | CONFLICT (DMACC, MULT); | |
1429 | CONFLICT (DMACC, DMULT); | |
1430 | ||
1431 | /* VR4181A errata MD(4): "If a MACC or DMACC instruction is | |
1432 | executed immediately after a DMULT, DMULTU, DIV, DIVU, | |
1433 | DDIV or DDIVU instruction, the result of the MACC or | |
1434 | DMACC instruction is incorrect.". */ | |
1435 | CONFLICT (DMULT, MACC); | |
1436 | CONFLICT (DMULT, DMACC); | |
1437 | CONFLICT (DIV, MACC); | |
1438 | CONFLICT (DIV, DMACC); | |
1439 | ||
1440 | #undef CONFLICT | |
1441 | } | |
1442 | ||
707bfff6 TS |
1443 | struct regname { |
1444 | const char *name; | |
1445 | unsigned int num; | |
1446 | }; | |
1447 | ||
1448 | #define RTYPE_MASK 0x1ff00 | |
1449 | #define RTYPE_NUM 0x00100 | |
1450 | #define RTYPE_FPU 0x00200 | |
1451 | #define RTYPE_FCC 0x00400 | |
1452 | #define RTYPE_VEC 0x00800 | |
1453 | #define RTYPE_GP 0x01000 | |
1454 | #define RTYPE_CP0 0x02000 | |
1455 | #define RTYPE_PC 0x04000 | |
1456 | #define RTYPE_ACC 0x08000 | |
1457 | #define RTYPE_CCC 0x10000 | |
1458 | #define RNUM_MASK 0x000ff | |
1459 | #define RWARN 0x80000 | |
1460 | ||
1461 | #define GENERIC_REGISTER_NUMBERS \ | |
1462 | {"$0", RTYPE_NUM | 0}, \ | |
1463 | {"$1", RTYPE_NUM | 1}, \ | |
1464 | {"$2", RTYPE_NUM | 2}, \ | |
1465 | {"$3", RTYPE_NUM | 3}, \ | |
1466 | {"$4", RTYPE_NUM | 4}, \ | |
1467 | {"$5", RTYPE_NUM | 5}, \ | |
1468 | {"$6", RTYPE_NUM | 6}, \ | |
1469 | {"$7", RTYPE_NUM | 7}, \ | |
1470 | {"$8", RTYPE_NUM | 8}, \ | |
1471 | {"$9", RTYPE_NUM | 9}, \ | |
1472 | {"$10", RTYPE_NUM | 10}, \ | |
1473 | {"$11", RTYPE_NUM | 11}, \ | |
1474 | {"$12", RTYPE_NUM | 12}, \ | |
1475 | {"$13", RTYPE_NUM | 13}, \ | |
1476 | {"$14", RTYPE_NUM | 14}, \ | |
1477 | {"$15", RTYPE_NUM | 15}, \ | |
1478 | {"$16", RTYPE_NUM | 16}, \ | |
1479 | {"$17", RTYPE_NUM | 17}, \ | |
1480 | {"$18", RTYPE_NUM | 18}, \ | |
1481 | {"$19", RTYPE_NUM | 19}, \ | |
1482 | {"$20", RTYPE_NUM | 20}, \ | |
1483 | {"$21", RTYPE_NUM | 21}, \ | |
1484 | {"$22", RTYPE_NUM | 22}, \ | |
1485 | {"$23", RTYPE_NUM | 23}, \ | |
1486 | {"$24", RTYPE_NUM | 24}, \ | |
1487 | {"$25", RTYPE_NUM | 25}, \ | |
1488 | {"$26", RTYPE_NUM | 26}, \ | |
1489 | {"$27", RTYPE_NUM | 27}, \ | |
1490 | {"$28", RTYPE_NUM | 28}, \ | |
1491 | {"$29", RTYPE_NUM | 29}, \ | |
1492 | {"$30", RTYPE_NUM | 30}, \ | |
1493 | {"$31", RTYPE_NUM | 31} | |
1494 | ||
1495 | #define FPU_REGISTER_NAMES \ | |
1496 | {"$f0", RTYPE_FPU | 0}, \ | |
1497 | {"$f1", RTYPE_FPU | 1}, \ | |
1498 | {"$f2", RTYPE_FPU | 2}, \ | |
1499 | {"$f3", RTYPE_FPU | 3}, \ | |
1500 | {"$f4", RTYPE_FPU | 4}, \ | |
1501 | {"$f5", RTYPE_FPU | 5}, \ | |
1502 | {"$f6", RTYPE_FPU | 6}, \ | |
1503 | {"$f7", RTYPE_FPU | 7}, \ | |
1504 | {"$f8", RTYPE_FPU | 8}, \ | |
1505 | {"$f9", RTYPE_FPU | 9}, \ | |
1506 | {"$f10", RTYPE_FPU | 10}, \ | |
1507 | {"$f11", RTYPE_FPU | 11}, \ | |
1508 | {"$f12", RTYPE_FPU | 12}, \ | |
1509 | {"$f13", RTYPE_FPU | 13}, \ | |
1510 | {"$f14", RTYPE_FPU | 14}, \ | |
1511 | {"$f15", RTYPE_FPU | 15}, \ | |
1512 | {"$f16", RTYPE_FPU | 16}, \ | |
1513 | {"$f17", RTYPE_FPU | 17}, \ | |
1514 | {"$f18", RTYPE_FPU | 18}, \ | |
1515 | {"$f19", RTYPE_FPU | 19}, \ | |
1516 | {"$f20", RTYPE_FPU | 20}, \ | |
1517 | {"$f21", RTYPE_FPU | 21}, \ | |
1518 | {"$f22", RTYPE_FPU | 22}, \ | |
1519 | {"$f23", RTYPE_FPU | 23}, \ | |
1520 | {"$f24", RTYPE_FPU | 24}, \ | |
1521 | {"$f25", RTYPE_FPU | 25}, \ | |
1522 | {"$f26", RTYPE_FPU | 26}, \ | |
1523 | {"$f27", RTYPE_FPU | 27}, \ | |
1524 | {"$f28", RTYPE_FPU | 28}, \ | |
1525 | {"$f29", RTYPE_FPU | 29}, \ | |
1526 | {"$f30", RTYPE_FPU | 30}, \ | |
1527 | {"$f31", RTYPE_FPU | 31} | |
1528 | ||
1529 | #define FPU_CONDITION_CODE_NAMES \ | |
1530 | {"$fcc0", RTYPE_FCC | 0}, \ | |
1531 | {"$fcc1", RTYPE_FCC | 1}, \ | |
1532 | {"$fcc2", RTYPE_FCC | 2}, \ | |
1533 | {"$fcc3", RTYPE_FCC | 3}, \ | |
1534 | {"$fcc4", RTYPE_FCC | 4}, \ | |
1535 | {"$fcc5", RTYPE_FCC | 5}, \ | |
1536 | {"$fcc6", RTYPE_FCC | 6}, \ | |
1537 | {"$fcc7", RTYPE_FCC | 7} | |
1538 | ||
1539 | #define COPROC_CONDITION_CODE_NAMES \ | |
1540 | {"$cc0", RTYPE_FCC | RTYPE_CCC | 0}, \ | |
1541 | {"$cc1", RTYPE_FCC | RTYPE_CCC | 1}, \ | |
1542 | {"$cc2", RTYPE_FCC | RTYPE_CCC | 2}, \ | |
1543 | {"$cc3", RTYPE_FCC | RTYPE_CCC | 3}, \ | |
1544 | {"$cc4", RTYPE_FCC | RTYPE_CCC | 4}, \ | |
1545 | {"$cc5", RTYPE_FCC | RTYPE_CCC | 5}, \ | |
1546 | {"$cc6", RTYPE_FCC | RTYPE_CCC | 6}, \ | |
1547 | {"$cc7", RTYPE_FCC | RTYPE_CCC | 7} | |
1548 | ||
1549 | #define N32N64_SYMBOLIC_REGISTER_NAMES \ | |
1550 | {"$a4", RTYPE_GP | 8}, \ | |
1551 | {"$a5", RTYPE_GP | 9}, \ | |
1552 | {"$a6", RTYPE_GP | 10}, \ | |
1553 | {"$a7", RTYPE_GP | 11}, \ | |
1554 | {"$ta0", RTYPE_GP | 8}, /* alias for $a4 */ \ | |
1555 | {"$ta1", RTYPE_GP | 9}, /* alias for $a5 */ \ | |
1556 | {"$ta2", RTYPE_GP | 10}, /* alias for $a6 */ \ | |
1557 | {"$ta3", RTYPE_GP | 11}, /* alias for $a7 */ \ | |
1558 | {"$t0", RTYPE_GP | 12}, \ | |
1559 | {"$t1", RTYPE_GP | 13}, \ | |
1560 | {"$t2", RTYPE_GP | 14}, \ | |
1561 | {"$t3", RTYPE_GP | 15} | |
1562 | ||
1563 | #define O32_SYMBOLIC_REGISTER_NAMES \ | |
1564 | {"$t0", RTYPE_GP | 8}, \ | |
1565 | {"$t1", RTYPE_GP | 9}, \ | |
1566 | {"$t2", RTYPE_GP | 10}, \ | |
1567 | {"$t3", RTYPE_GP | 11}, \ | |
1568 | {"$t4", RTYPE_GP | 12}, \ | |
1569 | {"$t5", RTYPE_GP | 13}, \ | |
1570 | {"$t6", RTYPE_GP | 14}, \ | |
1571 | {"$t7", RTYPE_GP | 15}, \ | |
1572 | {"$ta0", RTYPE_GP | 12}, /* alias for $t4 */ \ | |
1573 | {"$ta1", RTYPE_GP | 13}, /* alias for $t5 */ \ | |
1574 | {"$ta2", RTYPE_GP | 14}, /* alias for $t6 */ \ | |
1575 | {"$ta3", RTYPE_GP | 15} /* alias for $t7 */ | |
1576 | ||
1577 | /* Remaining symbolic register names */ | |
1578 | #define SYMBOLIC_REGISTER_NAMES \ | |
1579 | {"$zero", RTYPE_GP | 0}, \ | |
1580 | {"$at", RTYPE_GP | 1}, \ | |
1581 | {"$AT", RTYPE_GP | 1}, \ | |
1582 | {"$v0", RTYPE_GP | 2}, \ | |
1583 | {"$v1", RTYPE_GP | 3}, \ | |
1584 | {"$a0", RTYPE_GP | 4}, \ | |
1585 | {"$a1", RTYPE_GP | 5}, \ | |
1586 | {"$a2", RTYPE_GP | 6}, \ | |
1587 | {"$a3", RTYPE_GP | 7}, \ | |
1588 | {"$s0", RTYPE_GP | 16}, \ | |
1589 | {"$s1", RTYPE_GP | 17}, \ | |
1590 | {"$s2", RTYPE_GP | 18}, \ | |
1591 | {"$s3", RTYPE_GP | 19}, \ | |
1592 | {"$s4", RTYPE_GP | 20}, \ | |
1593 | {"$s5", RTYPE_GP | 21}, \ | |
1594 | {"$s6", RTYPE_GP | 22}, \ | |
1595 | {"$s7", RTYPE_GP | 23}, \ | |
1596 | {"$t8", RTYPE_GP | 24}, \ | |
1597 | {"$t9", RTYPE_GP | 25}, \ | |
1598 | {"$k0", RTYPE_GP | 26}, \ | |
1599 | {"$kt0", RTYPE_GP | 26}, \ | |
1600 | {"$k1", RTYPE_GP | 27}, \ | |
1601 | {"$kt1", RTYPE_GP | 27}, \ | |
1602 | {"$gp", RTYPE_GP | 28}, \ | |
1603 | {"$sp", RTYPE_GP | 29}, \ | |
1604 | {"$s8", RTYPE_GP | 30}, \ | |
1605 | {"$fp", RTYPE_GP | 30}, \ | |
1606 | {"$ra", RTYPE_GP | 31} | |
1607 | ||
1608 | #define MIPS16_SPECIAL_REGISTER_NAMES \ | |
1609 | {"$pc", RTYPE_PC | 0} | |
1610 | ||
1611 | #define MDMX_VECTOR_REGISTER_NAMES \ | |
1612 | /* {"$v0", RTYPE_VEC | 0}, clash with REG 2 above */ \ | |
1613 | /* {"$v1", RTYPE_VEC | 1}, clash with REG 3 above */ \ | |
1614 | {"$v2", RTYPE_VEC | 2}, \ | |
1615 | {"$v3", RTYPE_VEC | 3}, \ | |
1616 | {"$v4", RTYPE_VEC | 4}, \ | |
1617 | {"$v5", RTYPE_VEC | 5}, \ | |
1618 | {"$v6", RTYPE_VEC | 6}, \ | |
1619 | {"$v7", RTYPE_VEC | 7}, \ | |
1620 | {"$v8", RTYPE_VEC | 8}, \ | |
1621 | {"$v9", RTYPE_VEC | 9}, \ | |
1622 | {"$v10", RTYPE_VEC | 10}, \ | |
1623 | {"$v11", RTYPE_VEC | 11}, \ | |
1624 | {"$v12", RTYPE_VEC | 12}, \ | |
1625 | {"$v13", RTYPE_VEC | 13}, \ | |
1626 | {"$v14", RTYPE_VEC | 14}, \ | |
1627 | {"$v15", RTYPE_VEC | 15}, \ | |
1628 | {"$v16", RTYPE_VEC | 16}, \ | |
1629 | {"$v17", RTYPE_VEC | 17}, \ | |
1630 | {"$v18", RTYPE_VEC | 18}, \ | |
1631 | {"$v19", RTYPE_VEC | 19}, \ | |
1632 | {"$v20", RTYPE_VEC | 20}, \ | |
1633 | {"$v21", RTYPE_VEC | 21}, \ | |
1634 | {"$v22", RTYPE_VEC | 22}, \ | |
1635 | {"$v23", RTYPE_VEC | 23}, \ | |
1636 | {"$v24", RTYPE_VEC | 24}, \ | |
1637 | {"$v25", RTYPE_VEC | 25}, \ | |
1638 | {"$v26", RTYPE_VEC | 26}, \ | |
1639 | {"$v27", RTYPE_VEC | 27}, \ | |
1640 | {"$v28", RTYPE_VEC | 28}, \ | |
1641 | {"$v29", RTYPE_VEC | 29}, \ | |
1642 | {"$v30", RTYPE_VEC | 30}, \ | |
1643 | {"$v31", RTYPE_VEC | 31} | |
1644 | ||
1645 | #define MIPS_DSP_ACCUMULATOR_NAMES \ | |
1646 | {"$ac0", RTYPE_ACC | 0}, \ | |
1647 | {"$ac1", RTYPE_ACC | 1}, \ | |
1648 | {"$ac2", RTYPE_ACC | 2}, \ | |
1649 | {"$ac3", RTYPE_ACC | 3} | |
1650 | ||
1651 | static const struct regname reg_names[] = { | |
1652 | GENERIC_REGISTER_NUMBERS, | |
1653 | FPU_REGISTER_NAMES, | |
1654 | FPU_CONDITION_CODE_NAMES, | |
1655 | COPROC_CONDITION_CODE_NAMES, | |
1656 | ||
1657 | /* The $txx registers depends on the abi, | |
1658 | these will be added later into the symbol table from | |
1659 | one of the tables below once mips_abi is set after | |
1660 | parsing of arguments from the command line. */ | |
1661 | SYMBOLIC_REGISTER_NAMES, | |
1662 | ||
1663 | MIPS16_SPECIAL_REGISTER_NAMES, | |
1664 | MDMX_VECTOR_REGISTER_NAMES, | |
1665 | MIPS_DSP_ACCUMULATOR_NAMES, | |
1666 | {0, 0} | |
1667 | }; | |
1668 | ||
1669 | static const struct regname reg_names_o32[] = { | |
1670 | O32_SYMBOLIC_REGISTER_NAMES, | |
1671 | {0, 0} | |
1672 | }; | |
1673 | ||
1674 | static const struct regname reg_names_n32n64[] = { | |
1675 | N32N64_SYMBOLIC_REGISTER_NAMES, | |
1676 | {0, 0} | |
1677 | }; | |
1678 | ||
1679 | static int | |
1680 | reg_lookup (char **s, unsigned int types, unsigned int *regnop) | |
1681 | { | |
1682 | symbolS *symbolP; | |
1683 | char *e; | |
1684 | char save_c; | |
1685 | int reg = -1; | |
1686 | ||
1687 | /* Find end of name. */ | |
1688 | e = *s; | |
1689 | if (is_name_beginner (*e)) | |
1690 | ++e; | |
1691 | while (is_part_of_name (*e)) | |
1692 | ++e; | |
1693 | ||
1694 | /* Terminate name. */ | |
1695 | save_c = *e; | |
1696 | *e = '\0'; | |
1697 | ||
1698 | /* Look for a register symbol. */ | |
1699 | if ((symbolP = symbol_find (*s)) && S_GET_SEGMENT (symbolP) == reg_section) | |
1700 | { | |
1701 | int r = S_GET_VALUE (symbolP); | |
1702 | if (r & types) | |
1703 | reg = r & RNUM_MASK; | |
1704 | else if ((types & RTYPE_VEC) && (r & ~1) == (RTYPE_GP | 2)) | |
1705 | /* Convert GP reg $v0/1 to MDMX reg $v0/1! */ | |
1706 | reg = (r & RNUM_MASK) - 2; | |
1707 | } | |
1708 | /* Else see if this is a register defined in an itbl entry. */ | |
1709 | else if ((types & RTYPE_GP) && itbl_have_entries) | |
1710 | { | |
1711 | char *n = *s; | |
1712 | unsigned long r; | |
1713 | ||
1714 | if (*n == '$') | |
1715 | ++n; | |
1716 | if (itbl_get_reg_val (n, &r)) | |
1717 | reg = r & RNUM_MASK; | |
1718 | } | |
1719 | ||
1720 | /* Advance to next token if a register was recognised. */ | |
1721 | if (reg >= 0) | |
1722 | *s = e; | |
1723 | else if (types & RWARN) | |
1724 | as_warn ("Unrecognized register name `%s'", *s); | |
1725 | ||
1726 | *e = save_c; | |
1727 | if (regnop) | |
1728 | *regnop = reg; | |
1729 | return reg >= 0; | |
1730 | } | |
1731 | ||
1732 | /* This function is called once, at assembler startup time. It should set up | |
1733 | all the tables, etc. that the MD part of the assembler will need. */ | |
156c2f8b | 1734 | |
252b5132 | 1735 | void |
17a2f251 | 1736 | md_begin (void) |
252b5132 | 1737 | { |
3994f87e | 1738 | const char *retval = NULL; |
156c2f8b | 1739 | int i = 0; |
252b5132 | 1740 | int broken = 0; |
1f25f5d3 | 1741 | |
0a44bf69 RS |
1742 | if (mips_pic != NO_PIC) |
1743 | { | |
1744 | if (g_switch_seen && g_switch_value != 0) | |
1745 | as_bad (_("-G may not be used in position-independent code")); | |
1746 | g_switch_value = 0; | |
1747 | } | |
1748 | ||
fef14a42 | 1749 | if (! bfd_set_arch_mach (stdoutput, bfd_arch_mips, file_mips_arch)) |
252b5132 RH |
1750 | as_warn (_("Could not set architecture and machine")); |
1751 | ||
252b5132 RH |
1752 | op_hash = hash_new (); |
1753 | ||
1754 | for (i = 0; i < NUMOPCODES;) | |
1755 | { | |
1756 | const char *name = mips_opcodes[i].name; | |
1757 | ||
17a2f251 | 1758 | retval = hash_insert (op_hash, name, (void *) &mips_opcodes[i]); |
252b5132 RH |
1759 | if (retval != NULL) |
1760 | { | |
1761 | fprintf (stderr, _("internal error: can't hash `%s': %s\n"), | |
1762 | mips_opcodes[i].name, retval); | |
1763 | /* Probably a memory allocation problem? Give up now. */ | |
1764 | as_fatal (_("Broken assembler. No assembly attempted.")); | |
1765 | } | |
1766 | do | |
1767 | { | |
1768 | if (mips_opcodes[i].pinfo != INSN_MACRO) | |
1769 | { | |
1770 | if (!validate_mips_insn (&mips_opcodes[i])) | |
1771 | broken = 1; | |
1e915849 RS |
1772 | if (nop_insn.insn_mo == NULL && strcmp (name, "nop") == 0) |
1773 | { | |
1774 | create_insn (&nop_insn, mips_opcodes + i); | |
1775 | nop_insn.fixed_p = 1; | |
1776 | } | |
252b5132 RH |
1777 | } |
1778 | ++i; | |
1779 | } | |
1780 | while ((i < NUMOPCODES) && !strcmp (mips_opcodes[i].name, name)); | |
1781 | } | |
1782 | ||
1783 | mips16_op_hash = hash_new (); | |
1784 | ||
1785 | i = 0; | |
1786 | while (i < bfd_mips16_num_opcodes) | |
1787 | { | |
1788 | const char *name = mips16_opcodes[i].name; | |
1789 | ||
17a2f251 | 1790 | retval = hash_insert (mips16_op_hash, name, (void *) &mips16_opcodes[i]); |
252b5132 RH |
1791 | if (retval != NULL) |
1792 | as_fatal (_("internal: can't hash `%s': %s"), | |
1793 | mips16_opcodes[i].name, retval); | |
1794 | do | |
1795 | { | |
1796 | if (mips16_opcodes[i].pinfo != INSN_MACRO | |
1797 | && ((mips16_opcodes[i].match & mips16_opcodes[i].mask) | |
1798 | != mips16_opcodes[i].match)) | |
1799 | { | |
1800 | fprintf (stderr, _("internal error: bad mips16 opcode: %s %s\n"), | |
1801 | mips16_opcodes[i].name, mips16_opcodes[i].args); | |
1802 | broken = 1; | |
1803 | } | |
1e915849 RS |
1804 | if (mips16_nop_insn.insn_mo == NULL && strcmp (name, "nop") == 0) |
1805 | { | |
1806 | create_insn (&mips16_nop_insn, mips16_opcodes + i); | |
1807 | mips16_nop_insn.fixed_p = 1; | |
1808 | } | |
252b5132 RH |
1809 | ++i; |
1810 | } | |
1811 | while (i < bfd_mips16_num_opcodes | |
1812 | && strcmp (mips16_opcodes[i].name, name) == 0); | |
1813 | } | |
1814 | ||
1815 | if (broken) | |
1816 | as_fatal (_("Broken assembler. No assembly attempted.")); | |
1817 | ||
1818 | /* We add all the general register names to the symbol table. This | |
1819 | helps us detect invalid uses of them. */ | |
707bfff6 TS |
1820 | for (i = 0; reg_names[i].name; i++) |
1821 | symbol_table_insert (symbol_new (reg_names[i].name, reg_section, | |
1822 | reg_names[i].num, // & RNUM_MASK, | |
1823 | &zero_address_frag)); | |
1824 | if (HAVE_NEWABI) | |
1825 | for (i = 0; reg_names_n32n64[i].name; i++) | |
1826 | symbol_table_insert (symbol_new (reg_names_n32n64[i].name, reg_section, | |
1827 | reg_names_n32n64[i].num, // & RNUM_MASK, | |
252b5132 | 1828 | &zero_address_frag)); |
707bfff6 TS |
1829 | else |
1830 | for (i = 0; reg_names_o32[i].name; i++) | |
1831 | symbol_table_insert (symbol_new (reg_names_o32[i].name, reg_section, | |
1832 | reg_names_o32[i].num, // & RNUM_MASK, | |
6047c971 | 1833 | &zero_address_frag)); |
6047c971 | 1834 | |
7d10b47d | 1835 | mips_no_prev_insn (); |
252b5132 RH |
1836 | |
1837 | mips_gprmask = 0; | |
1838 | mips_cprmask[0] = 0; | |
1839 | mips_cprmask[1] = 0; | |
1840 | mips_cprmask[2] = 0; | |
1841 | mips_cprmask[3] = 0; | |
1842 | ||
1843 | /* set the default alignment for the text section (2**2) */ | |
1844 | record_alignment (text_section, 2); | |
1845 | ||
4d0d148d | 1846 | bfd_set_gp_size (stdoutput, g_switch_value); |
252b5132 | 1847 | |
707bfff6 | 1848 | #ifdef OBJ_ELF |
f43abd2b | 1849 | if (IS_ELF) |
252b5132 | 1850 | { |
0a44bf69 RS |
1851 | /* On a native system other than VxWorks, sections must be aligned |
1852 | to 16 byte boundaries. When configured for an embedded ELF | |
1853 | target, we don't bother. */ | |
1854 | if (strcmp (TARGET_OS, "elf") != 0 | |
1855 | && strcmp (TARGET_OS, "vxworks") != 0) | |
252b5132 RH |
1856 | { |
1857 | (void) bfd_set_section_alignment (stdoutput, text_section, 4); | |
1858 | (void) bfd_set_section_alignment (stdoutput, data_section, 4); | |
1859 | (void) bfd_set_section_alignment (stdoutput, bss_section, 4); | |
1860 | } | |
1861 | ||
1862 | /* Create a .reginfo section for register masks and a .mdebug | |
1863 | section for debugging information. */ | |
1864 | { | |
1865 | segT seg; | |
1866 | subsegT subseg; | |
1867 | flagword flags; | |
1868 | segT sec; | |
1869 | ||
1870 | seg = now_seg; | |
1871 | subseg = now_subseg; | |
1872 | ||
1873 | /* The ABI says this section should be loaded so that the | |
1874 | running program can access it. However, we don't load it | |
1875 | if we are configured for an embedded target */ | |
1876 | flags = SEC_READONLY | SEC_DATA; | |
1877 | if (strcmp (TARGET_OS, "elf") != 0) | |
1878 | flags |= SEC_ALLOC | SEC_LOAD; | |
1879 | ||
316f5878 | 1880 | if (mips_abi != N64_ABI) |
252b5132 RH |
1881 | { |
1882 | sec = subseg_new (".reginfo", (subsegT) 0); | |
1883 | ||
195325d2 TS |
1884 | bfd_set_section_flags (stdoutput, sec, flags); |
1885 | bfd_set_section_alignment (stdoutput, sec, HAVE_NEWABI ? 3 : 2); | |
bdaaa2e1 | 1886 | |
252b5132 | 1887 | mips_regmask_frag = frag_more (sizeof (Elf32_External_RegInfo)); |
252b5132 RH |
1888 | } |
1889 | else | |
1890 | { | |
1891 | /* The 64-bit ABI uses a .MIPS.options section rather than | |
1892 | .reginfo section. */ | |
1893 | sec = subseg_new (".MIPS.options", (subsegT) 0); | |
195325d2 TS |
1894 | bfd_set_section_flags (stdoutput, sec, flags); |
1895 | bfd_set_section_alignment (stdoutput, sec, 3); | |
252b5132 | 1896 | |
252b5132 RH |
1897 | /* Set up the option header. */ |
1898 | { | |
1899 | Elf_Internal_Options opthdr; | |
1900 | char *f; | |
1901 | ||
1902 | opthdr.kind = ODK_REGINFO; | |
1903 | opthdr.size = (sizeof (Elf_External_Options) | |
1904 | + sizeof (Elf64_External_RegInfo)); | |
1905 | opthdr.section = 0; | |
1906 | opthdr.info = 0; | |
1907 | f = frag_more (sizeof (Elf_External_Options)); | |
1908 | bfd_mips_elf_swap_options_out (stdoutput, &opthdr, | |
1909 | (Elf_External_Options *) f); | |
1910 | ||
1911 | mips_regmask_frag = frag_more (sizeof (Elf64_External_RegInfo)); | |
1912 | } | |
252b5132 RH |
1913 | } |
1914 | ||
1915 | if (ECOFF_DEBUGGING) | |
1916 | { | |
1917 | sec = subseg_new (".mdebug", (subsegT) 0); | |
1918 | (void) bfd_set_section_flags (stdoutput, sec, | |
1919 | SEC_HAS_CONTENTS | SEC_READONLY); | |
1920 | (void) bfd_set_section_alignment (stdoutput, sec, 2); | |
1921 | } | |
f43abd2b | 1922 | else if (mips_flag_pdr) |
ecb4347a DJ |
1923 | { |
1924 | pdr_seg = subseg_new (".pdr", (subsegT) 0); | |
1925 | (void) bfd_set_section_flags (stdoutput, pdr_seg, | |
1926 | SEC_READONLY | SEC_RELOC | |
1927 | | SEC_DEBUGGING); | |
1928 | (void) bfd_set_section_alignment (stdoutput, pdr_seg, 2); | |
1929 | } | |
252b5132 RH |
1930 | |
1931 | subseg_set (seg, subseg); | |
1932 | } | |
1933 | } | |
707bfff6 | 1934 | #endif /* OBJ_ELF */ |
252b5132 RH |
1935 | |
1936 | if (! ECOFF_DEBUGGING) | |
1937 | md_obj_begin (); | |
71400594 RS |
1938 | |
1939 | if (mips_fix_vr4120) | |
1940 | init_vr4120_conflicts (); | |
252b5132 RH |
1941 | } |
1942 | ||
1943 | void | |
17a2f251 | 1944 | md_mips_end (void) |
252b5132 RH |
1945 | { |
1946 | if (! ECOFF_DEBUGGING) | |
1947 | md_obj_end (); | |
1948 | } | |
1949 | ||
1950 | void | |
17a2f251 | 1951 | md_assemble (char *str) |
252b5132 RH |
1952 | { |
1953 | struct mips_cl_insn insn; | |
f6688943 TS |
1954 | bfd_reloc_code_real_type unused_reloc[3] |
1955 | = {BFD_RELOC_UNUSED, BFD_RELOC_UNUSED, BFD_RELOC_UNUSED}; | |
252b5132 RH |
1956 | |
1957 | imm_expr.X_op = O_absent; | |
5f74bc13 | 1958 | imm2_expr.X_op = O_absent; |
252b5132 | 1959 | offset_expr.X_op = O_absent; |
f6688943 TS |
1960 | imm_reloc[0] = BFD_RELOC_UNUSED; |
1961 | imm_reloc[1] = BFD_RELOC_UNUSED; | |
1962 | imm_reloc[2] = BFD_RELOC_UNUSED; | |
1963 | offset_reloc[0] = BFD_RELOC_UNUSED; | |
1964 | offset_reloc[1] = BFD_RELOC_UNUSED; | |
1965 | offset_reloc[2] = BFD_RELOC_UNUSED; | |
252b5132 RH |
1966 | |
1967 | if (mips_opts.mips16) | |
1968 | mips16_ip (str, &insn); | |
1969 | else | |
1970 | { | |
1971 | mips_ip (str, &insn); | |
beae10d5 KH |
1972 | DBG ((_("returned from mips_ip(%s) insn_opcode = 0x%x\n"), |
1973 | str, insn.insn_opcode)); | |
252b5132 RH |
1974 | } |
1975 | ||
1976 | if (insn_error) | |
1977 | { | |
1978 | as_bad ("%s `%s'", insn_error, str); | |
1979 | return; | |
1980 | } | |
1981 | ||
1982 | if (insn.insn_mo->pinfo == INSN_MACRO) | |
1983 | { | |
584892a6 | 1984 | macro_start (); |
252b5132 RH |
1985 | if (mips_opts.mips16) |
1986 | mips16_macro (&insn); | |
1987 | else | |
1988 | macro (&insn); | |
584892a6 | 1989 | macro_end (); |
252b5132 RH |
1990 | } |
1991 | else | |
1992 | { | |
1993 | if (imm_expr.X_op != O_absent) | |
4d7206a2 | 1994 | append_insn (&insn, &imm_expr, imm_reloc); |
252b5132 | 1995 | else if (offset_expr.X_op != O_absent) |
4d7206a2 | 1996 | append_insn (&insn, &offset_expr, offset_reloc); |
252b5132 | 1997 | else |
4d7206a2 | 1998 | append_insn (&insn, NULL, unused_reloc); |
252b5132 RH |
1999 | } |
2000 | } | |
2001 | ||
5919d012 | 2002 | /* Return true if the given relocation might need a matching %lo(). |
0a44bf69 RS |
2003 | This is only "might" because SVR4 R_MIPS_GOT16 relocations only |
2004 | need a matching %lo() when applied to local symbols. */ | |
5919d012 RS |
2005 | |
2006 | static inline bfd_boolean | |
17a2f251 | 2007 | reloc_needs_lo_p (bfd_reloc_code_real_type reloc) |
5919d012 | 2008 | { |
3b91255e RS |
2009 | return (HAVE_IN_PLACE_ADDENDS |
2010 | && (reloc == BFD_RELOC_HI16_S | |
0a44bf69 RS |
2011 | || reloc == BFD_RELOC_MIPS16_HI16_S |
2012 | /* VxWorks R_MIPS_GOT16 relocs never need a matching %lo(); | |
2013 | all GOT16 relocations evaluate to "G". */ | |
2014 | || (reloc == BFD_RELOC_MIPS_GOT16 && mips_pic != VXWORKS_PIC))); | |
5919d012 RS |
2015 | } |
2016 | ||
2017 | /* Return true if the given fixup is followed by a matching R_MIPS_LO16 | |
2018 | relocation. */ | |
2019 | ||
2020 | static inline bfd_boolean | |
17a2f251 | 2021 | fixup_has_matching_lo_p (fixS *fixp) |
5919d012 RS |
2022 | { |
2023 | return (fixp->fx_next != NULL | |
d6f16593 MR |
2024 | && (fixp->fx_next->fx_r_type == BFD_RELOC_LO16 |
2025 | || fixp->fx_next->fx_r_type == BFD_RELOC_MIPS16_LO16) | |
5919d012 RS |
2026 | && fixp->fx_addsy == fixp->fx_next->fx_addsy |
2027 | && fixp->fx_offset == fixp->fx_next->fx_offset); | |
2028 | } | |
2029 | ||
252b5132 RH |
2030 | /* See whether instruction IP reads register REG. CLASS is the type |
2031 | of register. */ | |
2032 | ||
2033 | static int | |
71400594 | 2034 | insn_uses_reg (const struct mips_cl_insn *ip, unsigned int reg, |
17a2f251 | 2035 | enum mips_regclass class) |
252b5132 RH |
2036 | { |
2037 | if (class == MIPS16_REG) | |
2038 | { | |
2039 | assert (mips_opts.mips16); | |
2040 | reg = mips16_to_32_reg_map[reg]; | |
2041 | class = MIPS_GR_REG; | |
2042 | } | |
2043 | ||
85b51719 TS |
2044 | /* Don't report on general register ZERO, since it never changes. */ |
2045 | if (class == MIPS_GR_REG && reg == ZERO) | |
252b5132 RH |
2046 | return 0; |
2047 | ||
2048 | if (class == MIPS_FP_REG) | |
2049 | { | |
2050 | assert (! mips_opts.mips16); | |
2051 | /* If we are called with either $f0 or $f1, we must check $f0. | |
2052 | This is not optimal, because it will introduce an unnecessary | |
2053 | NOP between "lwc1 $f0" and "swc1 $f1". To fix this we would | |
2054 | need to distinguish reading both $f0 and $f1 or just one of | |
2055 | them. Note that we don't have to check the other way, | |
2056 | because there is no instruction that sets both $f0 and $f1 | |
2057 | and requires a delay. */ | |
2058 | if ((ip->insn_mo->pinfo & INSN_READ_FPR_S) | |
bf12938e | 2059 | && ((EXTRACT_OPERAND (FS, *ip) & ~(unsigned) 1) |
252b5132 RH |
2060 | == (reg &~ (unsigned) 1))) |
2061 | return 1; | |
2062 | if ((ip->insn_mo->pinfo & INSN_READ_FPR_T) | |
bf12938e | 2063 | && ((EXTRACT_OPERAND (FT, *ip) & ~(unsigned) 1) |
252b5132 RH |
2064 | == (reg &~ (unsigned) 1))) |
2065 | return 1; | |
2066 | } | |
2067 | else if (! mips_opts.mips16) | |
2068 | { | |
2069 | if ((ip->insn_mo->pinfo & INSN_READ_GPR_S) | |
bf12938e | 2070 | && EXTRACT_OPERAND (RS, *ip) == reg) |
252b5132 RH |
2071 | return 1; |
2072 | if ((ip->insn_mo->pinfo & INSN_READ_GPR_T) | |
bf12938e | 2073 | && EXTRACT_OPERAND (RT, *ip) == reg) |
252b5132 RH |
2074 | return 1; |
2075 | } | |
2076 | else | |
2077 | { | |
2078 | if ((ip->insn_mo->pinfo & MIPS16_INSN_READ_X) | |
bf12938e | 2079 | && mips16_to_32_reg_map[MIPS16_EXTRACT_OPERAND (RX, *ip)] == reg) |
252b5132 RH |
2080 | return 1; |
2081 | if ((ip->insn_mo->pinfo & MIPS16_INSN_READ_Y) | |
bf12938e | 2082 | && mips16_to_32_reg_map[MIPS16_EXTRACT_OPERAND (RY, *ip)] == reg) |
252b5132 RH |
2083 | return 1; |
2084 | if ((ip->insn_mo->pinfo & MIPS16_INSN_READ_Z) | |
bf12938e | 2085 | && (mips16_to_32_reg_map[MIPS16_EXTRACT_OPERAND (MOVE32Z, *ip)] |
252b5132 RH |
2086 | == reg)) |
2087 | return 1; | |
2088 | if ((ip->insn_mo->pinfo & MIPS16_INSN_READ_T) && reg == TREG) | |
2089 | return 1; | |
2090 | if ((ip->insn_mo->pinfo & MIPS16_INSN_READ_SP) && reg == SP) | |
2091 | return 1; | |
2092 | if ((ip->insn_mo->pinfo & MIPS16_INSN_READ_31) && reg == RA) | |
2093 | return 1; | |
2094 | if ((ip->insn_mo->pinfo & MIPS16_INSN_READ_GPR_X) | |
bf12938e | 2095 | && MIPS16_EXTRACT_OPERAND (REGR32, *ip) == reg) |
252b5132 RH |
2096 | return 1; |
2097 | } | |
2098 | ||
2099 | return 0; | |
2100 | } | |
2101 | ||
2102 | /* This function returns true if modifying a register requires a | |
2103 | delay. */ | |
2104 | ||
2105 | static int | |
17a2f251 | 2106 | reg_needs_delay (unsigned int reg) |
252b5132 RH |
2107 | { |
2108 | unsigned long prev_pinfo; | |
2109 | ||
47e39b9d | 2110 | prev_pinfo = history[0].insn_mo->pinfo; |
252b5132 | 2111 | if (! mips_opts.noreorder |
81912461 ILT |
2112 | && (((prev_pinfo & INSN_LOAD_MEMORY_DELAY) |
2113 | && ! gpr_interlocks) | |
2114 | || ((prev_pinfo & INSN_LOAD_COPROC_DELAY) | |
2115 | && ! cop_interlocks))) | |
252b5132 | 2116 | { |
81912461 ILT |
2117 | /* A load from a coprocessor or from memory. All load delays |
2118 | delay the use of general register rt for one instruction. */ | |
bdaaa2e1 | 2119 | /* Itbl support may require additional care here. */ |
252b5132 | 2120 | know (prev_pinfo & INSN_WRITE_GPR_T); |
bf12938e | 2121 | if (reg == EXTRACT_OPERAND (RT, history[0])) |
252b5132 RH |
2122 | return 1; |
2123 | } | |
2124 | ||
2125 | return 0; | |
2126 | } | |
2127 | ||
404a8071 RS |
2128 | /* Move all labels in insn_labels to the current insertion point. */ |
2129 | ||
2130 | static void | |
2131 | mips_move_labels (void) | |
2132 | { | |
a8dbcb85 | 2133 | segment_info_type *si = seg_info (now_seg); |
404a8071 RS |
2134 | struct insn_label_list *l; |
2135 | valueT val; | |
2136 | ||
a8dbcb85 | 2137 | for (l = si->label_list; l != NULL; l = l->next) |
404a8071 RS |
2138 | { |
2139 | assert (S_GET_SEGMENT (l->label) == now_seg); | |
2140 | symbol_set_frag (l->label, frag_now); | |
2141 | val = (valueT) frag_now_fix (); | |
2142 | /* mips16 text labels are stored as odd. */ | |
2143 | if (mips_opts.mips16) | |
2144 | ++val; | |
2145 | S_SET_VALUE (l->label, val); | |
2146 | } | |
2147 | } | |
2148 | ||
5f0fe04b TS |
2149 | static bfd_boolean |
2150 | s_is_linkonce (symbolS *sym, segT from_seg) | |
2151 | { | |
2152 | bfd_boolean linkonce = FALSE; | |
2153 | segT symseg = S_GET_SEGMENT (sym); | |
2154 | ||
2155 | if (symseg != from_seg && !S_IS_LOCAL (sym)) | |
2156 | { | |
2157 | if ((bfd_get_section_flags (stdoutput, symseg) & SEC_LINK_ONCE)) | |
2158 | linkonce = TRUE; | |
2159 | #ifdef OBJ_ELF | |
2160 | /* The GNU toolchain uses an extension for ELF: a section | |
2161 | beginning with the magic string .gnu.linkonce is a | |
2162 | linkonce section. */ | |
2163 | if (strncmp (segment_name (symseg), ".gnu.linkonce", | |
2164 | sizeof ".gnu.linkonce" - 1) == 0) | |
2165 | linkonce = TRUE; | |
2166 | #endif | |
2167 | } | |
2168 | return linkonce; | |
2169 | } | |
2170 | ||
252b5132 RH |
2171 | /* Mark instruction labels in mips16 mode. This permits the linker to |
2172 | handle them specially, such as generating jalx instructions when | |
2173 | needed. We also make them odd for the duration of the assembly, in | |
2174 | order to generate the right sort of code. We will make them even | |
2175 | in the adjust_symtab routine, while leaving them marked. This is | |
2176 | convenient for the debugger and the disassembler. The linker knows | |
2177 | to make them odd again. */ | |
2178 | ||
2179 | static void | |
17a2f251 | 2180 | mips16_mark_labels (void) |
252b5132 | 2181 | { |
a8dbcb85 TS |
2182 | segment_info_type *si = seg_info (now_seg); |
2183 | struct insn_label_list *l; | |
252b5132 | 2184 | |
a8dbcb85 TS |
2185 | if (!mips_opts.mips16) |
2186 | return; | |
2187 | ||
2188 | for (l = si->label_list; l != NULL; l = l->next) | |
2189 | { | |
2190 | symbolS *label = l->label; | |
2191 | ||
2192 | #if defined(OBJ_ELF) || defined(OBJ_MAYBE_ELF) | |
f43abd2b | 2193 | if (IS_ELF) |
a8dbcb85 | 2194 | S_SET_OTHER (label, STO_MIPS16); |
252b5132 | 2195 | #endif |
5f0fe04b TS |
2196 | if ((S_GET_VALUE (label) & 1) == 0 |
2197 | /* Don't adjust the address if the label is global or weak, or | |
2198 | in a link-once section, since we'll be emitting symbol reloc | |
2199 | references to it which will be patched up by the linker, and | |
2200 | the final value of the symbol may or may not be MIPS16. */ | |
2201 | && ! S_IS_WEAK (label) | |
2202 | && ! S_IS_EXTERNAL (label) | |
2203 | && ! s_is_linkonce (label, now_seg)) | |
a8dbcb85 | 2204 | S_SET_VALUE (label, S_GET_VALUE (label) | 1); |
252b5132 RH |
2205 | } |
2206 | } | |
2207 | ||
4d7206a2 RS |
2208 | /* End the current frag. Make it a variant frag and record the |
2209 | relaxation info. */ | |
2210 | ||
2211 | static void | |
2212 | relax_close_frag (void) | |
2213 | { | |
584892a6 | 2214 | mips_macro_warning.first_frag = frag_now; |
4d7206a2 | 2215 | frag_var (rs_machine_dependent, 0, 0, |
584892a6 | 2216 | RELAX_ENCODE (mips_relax.sizes[0], mips_relax.sizes[1]), |
4d7206a2 RS |
2217 | mips_relax.symbol, 0, (char *) mips_relax.first_fixup); |
2218 | ||
2219 | memset (&mips_relax.sizes, 0, sizeof (mips_relax.sizes)); | |
2220 | mips_relax.first_fixup = 0; | |
2221 | } | |
2222 | ||
2223 | /* Start a new relaxation sequence whose expansion depends on SYMBOL. | |
2224 | See the comment above RELAX_ENCODE for more details. */ | |
2225 | ||
2226 | static void | |
2227 | relax_start (symbolS *symbol) | |
2228 | { | |
2229 | assert (mips_relax.sequence == 0); | |
2230 | mips_relax.sequence = 1; | |
2231 | mips_relax.symbol = symbol; | |
2232 | } | |
2233 | ||
2234 | /* Start generating the second version of a relaxable sequence. | |
2235 | See the comment above RELAX_ENCODE for more details. */ | |
252b5132 RH |
2236 | |
2237 | static void | |
4d7206a2 RS |
2238 | relax_switch (void) |
2239 | { | |
2240 | assert (mips_relax.sequence == 1); | |
2241 | mips_relax.sequence = 2; | |
2242 | } | |
2243 | ||
2244 | /* End the current relaxable sequence. */ | |
2245 | ||
2246 | static void | |
2247 | relax_end (void) | |
2248 | { | |
2249 | assert (mips_relax.sequence == 2); | |
2250 | relax_close_frag (); | |
2251 | mips_relax.sequence = 0; | |
2252 | } | |
2253 | ||
71400594 RS |
2254 | /* Classify an instruction according to the FIX_VR4120_* enumeration. |
2255 | Return NUM_FIX_VR4120_CLASSES if the instruction isn't affected | |
2256 | by VR4120 errata. */ | |
4d7206a2 | 2257 | |
71400594 RS |
2258 | static unsigned int |
2259 | classify_vr4120_insn (const char *name) | |
252b5132 | 2260 | { |
71400594 RS |
2261 | if (strncmp (name, "macc", 4) == 0) |
2262 | return FIX_VR4120_MACC; | |
2263 | if (strncmp (name, "dmacc", 5) == 0) | |
2264 | return FIX_VR4120_DMACC; | |
2265 | if (strncmp (name, "mult", 4) == 0) | |
2266 | return FIX_VR4120_MULT; | |
2267 | if (strncmp (name, "dmult", 5) == 0) | |
2268 | return FIX_VR4120_DMULT; | |
2269 | if (strstr (name, "div")) | |
2270 | return FIX_VR4120_DIV; | |
2271 | if (strcmp (name, "mtlo") == 0 || strcmp (name, "mthi") == 0) | |
2272 | return FIX_VR4120_MTHILO; | |
2273 | return NUM_FIX_VR4120_CLASSES; | |
2274 | } | |
252b5132 | 2275 | |
71400594 RS |
2276 | /* Return the number of instructions that must separate INSN1 and INSN2, |
2277 | where INSN1 is the earlier instruction. Return the worst-case value | |
2278 | for any INSN2 if INSN2 is null. */ | |
252b5132 | 2279 | |
71400594 RS |
2280 | static unsigned int |
2281 | insns_between (const struct mips_cl_insn *insn1, | |
2282 | const struct mips_cl_insn *insn2) | |
2283 | { | |
2284 | unsigned long pinfo1, pinfo2; | |
2285 | ||
2286 | /* This function needs to know which pinfo flags are set for INSN2 | |
2287 | and which registers INSN2 uses. The former is stored in PINFO2 and | |
2288 | the latter is tested via INSN2_USES_REG. If INSN2 is null, PINFO2 | |
2289 | will have every flag set and INSN2_USES_REG will always return true. */ | |
2290 | pinfo1 = insn1->insn_mo->pinfo; | |
2291 | pinfo2 = insn2 ? insn2->insn_mo->pinfo : ~0U; | |
252b5132 | 2292 | |
71400594 RS |
2293 | #define INSN2_USES_REG(REG, CLASS) \ |
2294 | (insn2 == NULL || insn_uses_reg (insn2, REG, CLASS)) | |
2295 | ||
2296 | /* For most targets, write-after-read dependencies on the HI and LO | |
2297 | registers must be separated by at least two instructions. */ | |
2298 | if (!hilo_interlocks) | |
252b5132 | 2299 | { |
71400594 RS |
2300 | if ((pinfo1 & INSN_READ_LO) && (pinfo2 & INSN_WRITE_LO)) |
2301 | return 2; | |
2302 | if ((pinfo1 & INSN_READ_HI) && (pinfo2 & INSN_WRITE_HI)) | |
2303 | return 2; | |
2304 | } | |
2305 | ||
2306 | /* If we're working around r7000 errata, there must be two instructions | |
2307 | between an mfhi or mflo and any instruction that uses the result. */ | |
2308 | if (mips_7000_hilo_fix | |
2309 | && MF_HILO_INSN (pinfo1) | |
2310 | && INSN2_USES_REG (EXTRACT_OPERAND (RD, *insn1), MIPS_GR_REG)) | |
2311 | return 2; | |
2312 | ||
2313 | /* If working around VR4120 errata, check for combinations that need | |
2314 | a single intervening instruction. */ | |
2315 | if (mips_fix_vr4120) | |
2316 | { | |
2317 | unsigned int class1, class2; | |
252b5132 | 2318 | |
71400594 RS |
2319 | class1 = classify_vr4120_insn (insn1->insn_mo->name); |
2320 | if (class1 != NUM_FIX_VR4120_CLASSES && vr4120_conflicts[class1] != 0) | |
252b5132 | 2321 | { |
71400594 RS |
2322 | if (insn2 == NULL) |
2323 | return 1; | |
2324 | class2 = classify_vr4120_insn (insn2->insn_mo->name); | |
2325 | if (vr4120_conflicts[class1] & (1 << class2)) | |
2326 | return 1; | |
252b5132 | 2327 | } |
71400594 RS |
2328 | } |
2329 | ||
2330 | if (!mips_opts.mips16) | |
2331 | { | |
2332 | /* Check for GPR or coprocessor load delays. All such delays | |
2333 | are on the RT register. */ | |
2334 | /* Itbl support may require additional care here. */ | |
2335 | if ((!gpr_interlocks && (pinfo1 & INSN_LOAD_MEMORY_DELAY)) | |
2336 | || (!cop_interlocks && (pinfo1 & INSN_LOAD_COPROC_DELAY))) | |
252b5132 | 2337 | { |
71400594 RS |
2338 | know (pinfo1 & INSN_WRITE_GPR_T); |
2339 | if (INSN2_USES_REG (EXTRACT_OPERAND (RT, *insn1), MIPS_GR_REG)) | |
2340 | return 1; | |
2341 | } | |
2342 | ||
2343 | /* Check for generic coprocessor hazards. | |
2344 | ||
2345 | This case is not handled very well. There is no special | |
2346 | knowledge of CP0 handling, and the coprocessors other than | |
2347 | the floating point unit are not distinguished at all. */ | |
2348 | /* Itbl support may require additional care here. FIXME! | |
2349 | Need to modify this to include knowledge about | |
2350 | user specified delays! */ | |
2351 | else if ((!cop_interlocks && (pinfo1 & INSN_COPROC_MOVE_DELAY)) | |
2352 | || (!cop_mem_interlocks && (pinfo1 & INSN_COPROC_MEMORY_DELAY))) | |
2353 | { | |
2354 | /* Handle cases where INSN1 writes to a known general coprocessor | |
2355 | register. There must be a one instruction delay before INSN2 | |
2356 | if INSN2 reads that register, otherwise no delay is needed. */ | |
2357 | if (pinfo1 & INSN_WRITE_FPR_T) | |
252b5132 | 2358 | { |
71400594 RS |
2359 | if (INSN2_USES_REG (EXTRACT_OPERAND (FT, *insn1), MIPS_FP_REG)) |
2360 | return 1; | |
252b5132 | 2361 | } |
71400594 | 2362 | else if (pinfo1 & INSN_WRITE_FPR_S) |
252b5132 | 2363 | { |
71400594 RS |
2364 | if (INSN2_USES_REG (EXTRACT_OPERAND (FS, *insn1), MIPS_FP_REG)) |
2365 | return 1; | |
252b5132 RH |
2366 | } |
2367 | else | |
2368 | { | |
71400594 RS |
2369 | /* Read-after-write dependencies on the control registers |
2370 | require a two-instruction gap. */ | |
2371 | if ((pinfo1 & INSN_WRITE_COND_CODE) | |
2372 | && (pinfo2 & INSN_READ_COND_CODE)) | |
2373 | return 2; | |
2374 | ||
2375 | /* We don't know exactly what INSN1 does. If INSN2 is | |
2376 | also a coprocessor instruction, assume there must be | |
2377 | a one instruction gap. */ | |
2378 | if (pinfo2 & INSN_COP) | |
2379 | return 1; | |
252b5132 RH |
2380 | } |
2381 | } | |
6b76fefe | 2382 | |
71400594 RS |
2383 | /* Check for read-after-write dependencies on the coprocessor |
2384 | control registers in cases where INSN1 does not need a general | |
2385 | coprocessor delay. This means that INSN1 is a floating point | |
2386 | comparison instruction. */ | |
2387 | /* Itbl support may require additional care here. */ | |
2388 | else if (!cop_interlocks | |
2389 | && (pinfo1 & INSN_WRITE_COND_CODE) | |
2390 | && (pinfo2 & INSN_READ_COND_CODE)) | |
2391 | return 1; | |
2392 | } | |
6b76fefe | 2393 | |
71400594 | 2394 | #undef INSN2_USES_REG |
6b76fefe | 2395 | |
71400594 RS |
2396 | return 0; |
2397 | } | |
6b76fefe | 2398 | |
7d8e00cf RS |
2399 | /* Return the number of nops that would be needed to work around the |
2400 | VR4130 mflo/mfhi errata if instruction INSN immediately followed | |
2401 | the MAX_VR4130_NOPS instructions described by HISTORY. */ | |
2402 | ||
2403 | static int | |
2404 | nops_for_vr4130 (const struct mips_cl_insn *history, | |
2405 | const struct mips_cl_insn *insn) | |
2406 | { | |
2407 | int i, j, reg; | |
2408 | ||
2409 | /* Check if the instruction writes to HI or LO. MTHI and MTLO | |
2410 | are not affected by the errata. */ | |
2411 | if (insn != 0 | |
2412 | && ((insn->insn_mo->pinfo & (INSN_WRITE_HI | INSN_WRITE_LO)) == 0 | |
2413 | || strcmp (insn->insn_mo->name, "mtlo") == 0 | |
2414 | || strcmp (insn->insn_mo->name, "mthi") == 0)) | |
2415 | return 0; | |
2416 | ||
2417 | /* Search for the first MFLO or MFHI. */ | |
2418 | for (i = 0; i < MAX_VR4130_NOPS; i++) | |
2419 | if (!history[i].noreorder_p && MF_HILO_INSN (history[i].insn_mo->pinfo)) | |
2420 | { | |
2421 | /* Extract the destination register. */ | |
2422 | if (mips_opts.mips16) | |
2423 | reg = mips16_to_32_reg_map[MIPS16_EXTRACT_OPERAND (RX, history[i])]; | |
2424 | else | |
2425 | reg = EXTRACT_OPERAND (RD, history[i]); | |
2426 | ||
2427 | /* No nops are needed if INSN reads that register. */ | |
2428 | if (insn != NULL && insn_uses_reg (insn, reg, MIPS_GR_REG)) | |
2429 | return 0; | |
2430 | ||
2431 | /* ...or if any of the intervening instructions do. */ | |
2432 | for (j = 0; j < i; j++) | |
2433 | if (insn_uses_reg (&history[j], reg, MIPS_GR_REG)) | |
2434 | return 0; | |
2435 | ||
2436 | return MAX_VR4130_NOPS - i; | |
2437 | } | |
2438 | return 0; | |
2439 | } | |
2440 | ||
71400594 RS |
2441 | /* Return the number of nops that would be needed if instruction INSN |
2442 | immediately followed the MAX_NOPS instructions given by HISTORY, | |
2443 | where HISTORY[0] is the most recent instruction. If INSN is null, | |
2444 | return the worse-case number of nops for any instruction. */ | |
bdaaa2e1 | 2445 | |
71400594 RS |
2446 | static int |
2447 | nops_for_insn (const struct mips_cl_insn *history, | |
2448 | const struct mips_cl_insn *insn) | |
2449 | { | |
2450 | int i, nops, tmp_nops; | |
bdaaa2e1 | 2451 | |
71400594 | 2452 | nops = 0; |
7d8e00cf | 2453 | for (i = 0; i < MAX_DELAY_NOPS; i++) |
71400594 RS |
2454 | if (!history[i].noreorder_p) |
2455 | { | |
2456 | tmp_nops = insns_between (history + i, insn) - i; | |
2457 | if (tmp_nops > nops) | |
2458 | nops = tmp_nops; | |
2459 | } | |
7d8e00cf RS |
2460 | |
2461 | if (mips_fix_vr4130) | |
2462 | { | |
2463 | tmp_nops = nops_for_vr4130 (history, insn); | |
2464 | if (tmp_nops > nops) | |
2465 | nops = tmp_nops; | |
2466 | } | |
2467 | ||
71400594 RS |
2468 | return nops; |
2469 | } | |
252b5132 | 2470 | |
71400594 RS |
2471 | /* The variable arguments provide NUM_INSNS extra instructions that |
2472 | might be added to HISTORY. Return the largest number of nops that | |
2473 | would be needed after the extended sequence. */ | |
252b5132 | 2474 | |
71400594 RS |
2475 | static int |
2476 | nops_for_sequence (int num_insns, const struct mips_cl_insn *history, ...) | |
2477 | { | |
2478 | va_list args; | |
2479 | struct mips_cl_insn buffer[MAX_NOPS]; | |
2480 | struct mips_cl_insn *cursor; | |
2481 | int nops; | |
2482 | ||
2483 | va_start (args, history); | |
2484 | cursor = buffer + num_insns; | |
2485 | memcpy (cursor, history, (MAX_NOPS - num_insns) * sizeof (*cursor)); | |
2486 | while (cursor > buffer) | |
2487 | *--cursor = *va_arg (args, const struct mips_cl_insn *); | |
2488 | ||
2489 | nops = nops_for_insn (buffer, NULL); | |
2490 | va_end (args); | |
2491 | return nops; | |
2492 | } | |
252b5132 | 2493 | |
71400594 RS |
2494 | /* Like nops_for_insn, but if INSN is a branch, take into account the |
2495 | worst-case delay for the branch target. */ | |
252b5132 | 2496 | |
71400594 RS |
2497 | static int |
2498 | nops_for_insn_or_target (const struct mips_cl_insn *history, | |
2499 | const struct mips_cl_insn *insn) | |
2500 | { | |
2501 | int nops, tmp_nops; | |
60b63b72 | 2502 | |
71400594 RS |
2503 | nops = nops_for_insn (history, insn); |
2504 | if (insn->insn_mo->pinfo & (INSN_UNCOND_BRANCH_DELAY | |
2505 | | INSN_COND_BRANCH_DELAY | |
2506 | | INSN_COND_BRANCH_LIKELY)) | |
2507 | { | |
2508 | tmp_nops = nops_for_sequence (2, history, insn, NOP_INSN); | |
2509 | if (tmp_nops > nops) | |
2510 | nops = tmp_nops; | |
2511 | } | |
2512 | else if (mips_opts.mips16 && (insn->insn_mo->pinfo & MIPS16_INSN_BRANCH)) | |
2513 | { | |
2514 | tmp_nops = nops_for_sequence (1, history, insn); | |
2515 | if (tmp_nops > nops) | |
2516 | nops = tmp_nops; | |
2517 | } | |
2518 | return nops; | |
2519 | } | |
2520 | ||
2521 | /* Output an instruction. IP is the instruction information. | |
2522 | ADDRESS_EXPR is an operand of the instruction to be used with | |
2523 | RELOC_TYPE. */ | |
2524 | ||
2525 | static void | |
2526 | append_insn (struct mips_cl_insn *ip, expressionS *address_expr, | |
2527 | bfd_reloc_code_real_type *reloc_type) | |
2528 | { | |
3994f87e | 2529 | unsigned long prev_pinfo, pinfo; |
71400594 RS |
2530 | relax_stateT prev_insn_frag_type = 0; |
2531 | bfd_boolean relaxed_branch = FALSE; | |
a8dbcb85 | 2532 | segment_info_type *si = seg_info (now_seg); |
71400594 RS |
2533 | |
2534 | /* Mark instruction labels in mips16 mode. */ | |
2535 | mips16_mark_labels (); | |
2536 | ||
2537 | prev_pinfo = history[0].insn_mo->pinfo; | |
2538 | pinfo = ip->insn_mo->pinfo; | |
2539 | ||
2540 | if (mips_relax.sequence != 2 && !mips_opts.noreorder) | |
2541 | { | |
2542 | /* There are a lot of optimizations we could do that we don't. | |
2543 | In particular, we do not, in general, reorder instructions. | |
2544 | If you use gcc with optimization, it will reorder | |
2545 | instructions and generally do much more optimization then we | |
2546 | do here; repeating all that work in the assembler would only | |
2547 | benefit hand written assembly code, and does not seem worth | |
2548 | it. */ | |
2549 | int nops = (mips_optimize == 0 | |
2550 | ? nops_for_insn (history, NULL) | |
2551 | : nops_for_insn_or_target (history, ip)); | |
2552 | if (nops > 0) | |
252b5132 RH |
2553 | { |
2554 | fragS *old_frag; | |
2555 | unsigned long old_frag_offset; | |
2556 | int i; | |
252b5132 RH |
2557 | |
2558 | old_frag = frag_now; | |
2559 | old_frag_offset = frag_now_fix (); | |
2560 | ||
2561 | for (i = 0; i < nops; i++) | |
2562 | emit_nop (); | |
2563 | ||
2564 | if (listing) | |
2565 | { | |
2566 | listing_prev_line (); | |
2567 | /* We may be at the start of a variant frag. In case we | |
2568 | are, make sure there is enough space for the frag | |
2569 | after the frags created by listing_prev_line. The | |
2570 | argument to frag_grow here must be at least as large | |
2571 | as the argument to all other calls to frag_grow in | |
2572 | this file. We don't have to worry about being in the | |
2573 | middle of a variant frag, because the variants insert | |
2574 | all needed nop instructions themselves. */ | |
2575 | frag_grow (40); | |
2576 | } | |
2577 | ||
404a8071 | 2578 | mips_move_labels (); |
252b5132 RH |
2579 | |
2580 | #ifndef NO_ECOFF_DEBUGGING | |
2581 | if (ECOFF_DEBUGGING) | |
2582 | ecoff_fix_loc (old_frag, old_frag_offset); | |
2583 | #endif | |
2584 | } | |
71400594 RS |
2585 | } |
2586 | else if (mips_relax.sequence != 2 && prev_nop_frag != NULL) | |
2587 | { | |
2588 | /* Work out how many nops in prev_nop_frag are needed by IP. */ | |
2589 | int nops = nops_for_insn_or_target (history, ip); | |
2590 | assert (nops <= prev_nop_frag_holds); | |
252b5132 | 2591 | |
71400594 RS |
2592 | /* Enforce NOPS as a minimum. */ |
2593 | if (nops > prev_nop_frag_required) | |
2594 | prev_nop_frag_required = nops; | |
252b5132 | 2595 | |
71400594 RS |
2596 | if (prev_nop_frag_holds == prev_nop_frag_required) |
2597 | { | |
2598 | /* Settle for the current number of nops. Update the history | |
2599 | accordingly (for the benefit of any future .set reorder code). */ | |
2600 | prev_nop_frag = NULL; | |
2601 | insert_into_history (prev_nop_frag_since, | |
2602 | prev_nop_frag_holds, NOP_INSN); | |
2603 | } | |
2604 | else | |
2605 | { | |
2606 | /* Allow this instruction to replace one of the nops that was | |
2607 | tentatively added to prev_nop_frag. */ | |
2608 | prev_nop_frag->fr_fix -= mips_opts.mips16 ? 2 : 4; | |
2609 | prev_nop_frag_holds--; | |
2610 | prev_nop_frag_since++; | |
252b5132 RH |
2611 | } |
2612 | } | |
2613 | ||
58e2ea4d MR |
2614 | #ifdef OBJ_ELF |
2615 | /* The value passed to dwarf2_emit_insn is the distance between | |
2616 | the beginning of the current instruction and the address that | |
2617 | should be recorded in the debug tables. For MIPS16 debug info | |
2618 | we want to use ISA-encoded addresses, so we pass -1 for an | |
2619 | address higher by one than the current. */ | |
2620 | dwarf2_emit_insn (mips_opts.mips16 ? -1 : 0); | |
2621 | #endif | |
2622 | ||
895921c9 | 2623 | /* Record the frag type before frag_var. */ |
47e39b9d RS |
2624 | if (history[0].frag) |
2625 | prev_insn_frag_type = history[0].frag->fr_type; | |
895921c9 | 2626 | |
4d7206a2 | 2627 | if (address_expr |
0b25d3e6 | 2628 | && *reloc_type == BFD_RELOC_16_PCREL_S2 |
4a6a3df4 AO |
2629 | && (pinfo & INSN_UNCOND_BRANCH_DELAY || pinfo & INSN_COND_BRANCH_DELAY |
2630 | || pinfo & INSN_COND_BRANCH_LIKELY) | |
2631 | && mips_relax_branch | |
2632 | /* Don't try branch relaxation within .set nomacro, or within | |
2633 | .set noat if we use $at for PIC computations. If it turns | |
2634 | out that the branch was out-of-range, we'll get an error. */ | |
2635 | && !mips_opts.warn_about_macros | |
2636 | && !(mips_opts.noat && mips_pic != NO_PIC) | |
2637 | && !mips_opts.mips16) | |
2638 | { | |
895921c9 | 2639 | relaxed_branch = TRUE; |
1e915849 RS |
2640 | add_relaxed_insn (ip, (relaxed_branch_length |
2641 | (NULL, NULL, | |
2642 | (pinfo & INSN_UNCOND_BRANCH_DELAY) ? -1 | |
2643 | : (pinfo & INSN_COND_BRANCH_LIKELY) ? 1 | |
2644 | : 0)), 4, | |
2645 | RELAX_BRANCH_ENCODE | |
2646 | (pinfo & INSN_UNCOND_BRANCH_DELAY, | |
2647 | pinfo & INSN_COND_BRANCH_LIKELY, | |
2648 | pinfo & INSN_WRITE_GPR_31, | |
2649 | 0), | |
2650 | address_expr->X_add_symbol, | |
2651 | address_expr->X_add_number); | |
4a6a3df4 AO |
2652 | *reloc_type = BFD_RELOC_UNUSED; |
2653 | } | |
2654 | else if (*reloc_type > BFD_RELOC_UNUSED) | |
252b5132 RH |
2655 | { |
2656 | /* We need to set up a variant frag. */ | |
2657 | assert (mips_opts.mips16 && address_expr != NULL); | |
1e915849 RS |
2658 | add_relaxed_insn (ip, 4, 0, |
2659 | RELAX_MIPS16_ENCODE | |
2660 | (*reloc_type - BFD_RELOC_UNUSED, | |
2661 | mips16_small, mips16_ext, | |
2662 | prev_pinfo & INSN_UNCOND_BRANCH_DELAY, | |
2663 | history[0].mips16_absolute_jump_p), | |
2664 | make_expr_symbol (address_expr), 0); | |
252b5132 | 2665 | } |
252b5132 RH |
2666 | else if (mips_opts.mips16 |
2667 | && ! ip->use_extend | |
f6688943 | 2668 | && *reloc_type != BFD_RELOC_MIPS16_JMP) |
9497f5ac | 2669 | { |
b8ee1a6e DU |
2670 | if ((pinfo & INSN_UNCOND_BRANCH_DELAY) == 0) |
2671 | /* Make sure there is enough room to swap this instruction with | |
2672 | a following jump instruction. */ | |
2673 | frag_grow (6); | |
1e915849 | 2674 | add_fixed_insn (ip); |
252b5132 RH |
2675 | } |
2676 | else | |
2677 | { | |
2678 | if (mips_opts.mips16 | |
2679 | && mips_opts.noreorder | |
2680 | && (prev_pinfo & INSN_UNCOND_BRANCH_DELAY) != 0) | |
2681 | as_warn (_("extended instruction in delay slot")); | |
2682 | ||
4d7206a2 RS |
2683 | if (mips_relax.sequence) |
2684 | { | |
2685 | /* If we've reached the end of this frag, turn it into a variant | |
2686 | frag and record the information for the instructions we've | |
2687 | written so far. */ | |
2688 | if (frag_room () < 4) | |
2689 | relax_close_frag (); | |
2690 | mips_relax.sizes[mips_relax.sequence - 1] += 4; | |
2691 | } | |
2692 | ||
584892a6 RS |
2693 | if (mips_relax.sequence != 2) |
2694 | mips_macro_warning.sizes[0] += 4; | |
2695 | if (mips_relax.sequence != 1) | |
2696 | mips_macro_warning.sizes[1] += 4; | |
2697 | ||
1e915849 RS |
2698 | if (mips_opts.mips16) |
2699 | { | |
2700 | ip->fixed_p = 1; | |
2701 | ip->mips16_absolute_jump_p = (*reloc_type == BFD_RELOC_MIPS16_JMP); | |
2702 | } | |
2703 | add_fixed_insn (ip); | |
252b5132 RH |
2704 | } |
2705 | ||
01a3f561 | 2706 | if (address_expr != NULL && *reloc_type <= BFD_RELOC_UNUSED) |
252b5132 RH |
2707 | { |
2708 | if (address_expr->X_op == O_constant) | |
2709 | { | |
f17c130b | 2710 | unsigned int tmp; |
f6688943 TS |
2711 | |
2712 | switch (*reloc_type) | |
252b5132 RH |
2713 | { |
2714 | case BFD_RELOC_32: | |
2715 | ip->insn_opcode |= address_expr->X_add_number; | |
2716 | break; | |
2717 | ||
f6688943 | 2718 | case BFD_RELOC_MIPS_HIGHEST: |
f17c130b AM |
2719 | tmp = (address_expr->X_add_number + 0x800080008000ull) >> 48; |
2720 | ip->insn_opcode |= tmp & 0xffff; | |
f6688943 TS |
2721 | break; |
2722 | ||
2723 | case BFD_RELOC_MIPS_HIGHER: | |
f17c130b AM |
2724 | tmp = (address_expr->X_add_number + 0x80008000ull) >> 32; |
2725 | ip->insn_opcode |= tmp & 0xffff; | |
f6688943 TS |
2726 | break; |
2727 | ||
2728 | case BFD_RELOC_HI16_S: | |
f17c130b AM |
2729 | tmp = (address_expr->X_add_number + 0x8000) >> 16; |
2730 | ip->insn_opcode |= tmp & 0xffff; | |
f6688943 TS |
2731 | break; |
2732 | ||
2733 | case BFD_RELOC_HI16: | |
2734 | ip->insn_opcode |= (address_expr->X_add_number >> 16) & 0xffff; | |
2735 | break; | |
2736 | ||
01a3f561 | 2737 | case BFD_RELOC_UNUSED: |
252b5132 | 2738 | case BFD_RELOC_LO16: |
ed6fb7bd | 2739 | case BFD_RELOC_MIPS_GOT_DISP: |
252b5132 RH |
2740 | ip->insn_opcode |= address_expr->X_add_number & 0xffff; |
2741 | break; | |
2742 | ||
2743 | case BFD_RELOC_MIPS_JMP: | |
2744 | if ((address_expr->X_add_number & 3) != 0) | |
2745 | as_bad (_("jump to misaligned address (0x%lx)"), | |
2746 | (unsigned long) address_expr->X_add_number); | |
2747 | ip->insn_opcode |= (address_expr->X_add_number >> 2) & 0x3ffffff; | |
2748 | break; | |
2749 | ||
2750 | case BFD_RELOC_MIPS16_JMP: | |
2751 | if ((address_expr->X_add_number & 3) != 0) | |
2752 | as_bad (_("jump to misaligned address (0x%lx)"), | |
2753 | (unsigned long) address_expr->X_add_number); | |
2754 | ip->insn_opcode |= | |
2755 | (((address_expr->X_add_number & 0x7c0000) << 3) | |
2756 | | ((address_expr->X_add_number & 0xf800000) >> 7) | |
2757 | | ((address_expr->X_add_number & 0x3fffc) >> 2)); | |
2758 | break; | |
2759 | ||
252b5132 | 2760 | case BFD_RELOC_16_PCREL_S2: |
bad36eac DJ |
2761 | if ((address_expr->X_add_number & 3) != 0) |
2762 | as_bad (_("branch to misaligned address (0x%lx)"), | |
2763 | (unsigned long) address_expr->X_add_number); | |
2764 | if (mips_relax_branch) | |
2765 | goto need_reloc; | |
2766 | if ((address_expr->X_add_number + 0x20000) & ~0x3ffff) | |
2767 | as_bad (_("branch address range overflow (0x%lx)"), | |
2768 | (unsigned long) address_expr->X_add_number); | |
2769 | ip->insn_opcode |= (address_expr->X_add_number >> 2) & 0xffff; | |
2770 | break; | |
252b5132 RH |
2771 | |
2772 | default: | |
2773 | internalError (); | |
2774 | } | |
2775 | } | |
01a3f561 | 2776 | else if (*reloc_type < BFD_RELOC_UNUSED) |
252b5132 | 2777 | need_reloc: |
4d7206a2 RS |
2778 | { |
2779 | reloc_howto_type *howto; | |
2780 | int i; | |
34ce925e | 2781 | |
4d7206a2 RS |
2782 | /* In a compound relocation, it is the final (outermost) |
2783 | operator that determines the relocated field. */ | |
2784 | for (i = 1; i < 3; i++) | |
2785 | if (reloc_type[i] == BFD_RELOC_UNUSED) | |
2786 | break; | |
34ce925e | 2787 | |
4d7206a2 | 2788 | howto = bfd_reloc_type_lookup (stdoutput, reloc_type[i - 1]); |
1e915849 RS |
2789 | ip->fixp[0] = fix_new_exp (ip->frag, ip->where, |
2790 | bfd_get_reloc_size (howto), | |
2791 | address_expr, | |
2792 | reloc_type[0] == BFD_RELOC_16_PCREL_S2, | |
2793 | reloc_type[0]); | |
4d7206a2 | 2794 | |
b314ec0e RS |
2795 | /* Tag symbols that have a R_MIPS16_26 relocation against them. */ |
2796 | if (reloc_type[0] == BFD_RELOC_MIPS16_JMP | |
2797 | && ip->fixp[0]->fx_addsy) | |
2798 | *symbol_get_tc (ip->fixp[0]->fx_addsy) = 1; | |
2799 | ||
4d7206a2 RS |
2800 | /* These relocations can have an addend that won't fit in |
2801 | 4 octets for 64bit assembly. */ | |
2802 | if (HAVE_64BIT_GPRS | |
2803 | && ! howto->partial_inplace | |
2804 | && (reloc_type[0] == BFD_RELOC_16 | |
2805 | || reloc_type[0] == BFD_RELOC_32 | |
2806 | || reloc_type[0] == BFD_RELOC_MIPS_JMP | |
2807 | || reloc_type[0] == BFD_RELOC_HI16_S | |
2808 | || reloc_type[0] == BFD_RELOC_LO16 | |
2809 | || reloc_type[0] == BFD_RELOC_GPREL16 | |
2810 | || reloc_type[0] == BFD_RELOC_MIPS_LITERAL | |
2811 | || reloc_type[0] == BFD_RELOC_GPREL32 | |
2812 | || reloc_type[0] == BFD_RELOC_64 | |
2813 | || reloc_type[0] == BFD_RELOC_CTOR | |
2814 | || reloc_type[0] == BFD_RELOC_MIPS_SUB | |
2815 | || reloc_type[0] == BFD_RELOC_MIPS_HIGHEST | |
2816 | || reloc_type[0] == BFD_RELOC_MIPS_HIGHER | |
2817 | || reloc_type[0] == BFD_RELOC_MIPS_SCN_DISP | |
2818 | || reloc_type[0] == BFD_RELOC_MIPS_REL16 | |
d6f16593 MR |
2819 | || reloc_type[0] == BFD_RELOC_MIPS_RELGOT |
2820 | || reloc_type[0] == BFD_RELOC_MIPS16_GPREL | |
2821 | || reloc_type[0] == BFD_RELOC_MIPS16_HI16_S | |
2822 | || reloc_type[0] == BFD_RELOC_MIPS16_LO16)) | |
1e915849 | 2823 | ip->fixp[0]->fx_no_overflow = 1; |
4d7206a2 RS |
2824 | |
2825 | if (mips_relax.sequence) | |
2826 | { | |
2827 | if (mips_relax.first_fixup == 0) | |
1e915849 | 2828 | mips_relax.first_fixup = ip->fixp[0]; |
4d7206a2 RS |
2829 | } |
2830 | else if (reloc_needs_lo_p (*reloc_type)) | |
2831 | { | |
2832 | struct mips_hi_fixup *hi_fixup; | |
252b5132 | 2833 | |
4d7206a2 RS |
2834 | /* Reuse the last entry if it already has a matching %lo. */ |
2835 | hi_fixup = mips_hi_fixup_list; | |
2836 | if (hi_fixup == 0 | |
2837 | || !fixup_has_matching_lo_p (hi_fixup->fixp)) | |
2838 | { | |
2839 | hi_fixup = ((struct mips_hi_fixup *) | |
2840 | xmalloc (sizeof (struct mips_hi_fixup))); | |
2841 | hi_fixup->next = mips_hi_fixup_list; | |
2842 | mips_hi_fixup_list = hi_fixup; | |
252b5132 | 2843 | } |
1e915849 | 2844 | hi_fixup->fixp = ip->fixp[0]; |
4d7206a2 RS |
2845 | hi_fixup->seg = now_seg; |
2846 | } | |
f6688943 | 2847 | |
4d7206a2 RS |
2848 | /* Add fixups for the second and third relocations, if given. |
2849 | Note that the ABI allows the second relocation to be | |
2850 | against RSS_UNDEF, RSS_GP, RSS_GP0 or RSS_LOC. At the | |
2851 | moment we only use RSS_UNDEF, but we could add support | |
2852 | for the others if it ever becomes necessary. */ | |
2853 | for (i = 1; i < 3; i++) | |
2854 | if (reloc_type[i] != BFD_RELOC_UNUSED) | |
2855 | { | |
1e915849 RS |
2856 | ip->fixp[i] = fix_new (ip->frag, ip->where, |
2857 | ip->fixp[0]->fx_size, NULL, 0, | |
2858 | FALSE, reloc_type[i]); | |
b1dca8ee RS |
2859 | |
2860 | /* Use fx_tcbit to mark compound relocs. */ | |
1e915849 RS |
2861 | ip->fixp[0]->fx_tcbit = 1; |
2862 | ip->fixp[i]->fx_tcbit = 1; | |
4d7206a2 | 2863 | } |
252b5132 RH |
2864 | } |
2865 | } | |
1e915849 | 2866 | install_insn (ip); |
252b5132 RH |
2867 | |
2868 | /* Update the register mask information. */ | |
2869 | if (! mips_opts.mips16) | |
2870 | { | |
2871 | if (pinfo & INSN_WRITE_GPR_D) | |
bf12938e | 2872 | mips_gprmask |= 1 << EXTRACT_OPERAND (RD, *ip); |
252b5132 | 2873 | if ((pinfo & (INSN_WRITE_GPR_T | INSN_READ_GPR_T)) != 0) |
bf12938e | 2874 | mips_gprmask |= 1 << EXTRACT_OPERAND (RT, *ip); |
252b5132 | 2875 | if (pinfo & INSN_READ_GPR_S) |
bf12938e | 2876 | mips_gprmask |= 1 << EXTRACT_OPERAND (RS, *ip); |
252b5132 | 2877 | if (pinfo & INSN_WRITE_GPR_31) |
f9419b05 | 2878 | mips_gprmask |= 1 << RA; |
252b5132 | 2879 | if (pinfo & INSN_WRITE_FPR_D) |
bf12938e | 2880 | mips_cprmask[1] |= 1 << EXTRACT_OPERAND (FD, *ip); |
252b5132 | 2881 | if ((pinfo & (INSN_WRITE_FPR_S | INSN_READ_FPR_S)) != 0) |
bf12938e | 2882 | mips_cprmask[1] |= 1 << EXTRACT_OPERAND (FS, *ip); |
252b5132 | 2883 | if ((pinfo & (INSN_WRITE_FPR_T | INSN_READ_FPR_T)) != 0) |
bf12938e | 2884 | mips_cprmask[1] |= 1 << EXTRACT_OPERAND (FT, *ip); |
252b5132 | 2885 | if ((pinfo & INSN_READ_FPR_R) != 0) |
bf12938e | 2886 | mips_cprmask[1] |= 1 << EXTRACT_OPERAND (FR, *ip); |
252b5132 RH |
2887 | if (pinfo & INSN_COP) |
2888 | { | |
bdaaa2e1 KH |
2889 | /* We don't keep enough information to sort these cases out. |
2890 | The itbl support does keep this information however, although | |
2891 | we currently don't support itbl fprmats as part of the cop | |
2892 | instruction. May want to add this support in the future. */ | |
252b5132 RH |
2893 | } |
2894 | /* Never set the bit for $0, which is always zero. */ | |
beae10d5 | 2895 | mips_gprmask &= ~1 << 0; |
252b5132 RH |
2896 | } |
2897 | else | |
2898 | { | |
2899 | if (pinfo & (MIPS16_INSN_WRITE_X | MIPS16_INSN_READ_X)) | |
bf12938e | 2900 | mips_gprmask |= 1 << MIPS16_EXTRACT_OPERAND (RX, *ip); |
252b5132 | 2901 | if (pinfo & (MIPS16_INSN_WRITE_Y | MIPS16_INSN_READ_Y)) |
bf12938e | 2902 | mips_gprmask |= 1 << MIPS16_EXTRACT_OPERAND (RY, *ip); |
252b5132 | 2903 | if (pinfo & MIPS16_INSN_WRITE_Z) |
bf12938e | 2904 | mips_gprmask |= 1 << MIPS16_EXTRACT_OPERAND (RZ, *ip); |
252b5132 RH |
2905 | if (pinfo & (MIPS16_INSN_WRITE_T | MIPS16_INSN_READ_T)) |
2906 | mips_gprmask |= 1 << TREG; | |
2907 | if (pinfo & (MIPS16_INSN_WRITE_SP | MIPS16_INSN_READ_SP)) | |
2908 | mips_gprmask |= 1 << SP; | |
2909 | if (pinfo & (MIPS16_INSN_WRITE_31 | MIPS16_INSN_READ_31)) | |
2910 | mips_gprmask |= 1 << RA; | |
2911 | if (pinfo & MIPS16_INSN_WRITE_GPR_Y) | |
2912 | mips_gprmask |= 1 << MIPS16OP_EXTRACT_REG32R (ip->insn_opcode); | |
2913 | if (pinfo & MIPS16_INSN_READ_Z) | |
bf12938e | 2914 | mips_gprmask |= 1 << MIPS16_EXTRACT_OPERAND (MOVE32Z, *ip); |
252b5132 | 2915 | if (pinfo & MIPS16_INSN_READ_GPR_X) |
bf12938e | 2916 | mips_gprmask |= 1 << MIPS16_EXTRACT_OPERAND (REGR32, *ip); |
252b5132 RH |
2917 | } |
2918 | ||
4d7206a2 | 2919 | if (mips_relax.sequence != 2 && !mips_opts.noreorder) |
252b5132 RH |
2920 | { |
2921 | /* Filling the branch delay slot is more complex. We try to | |
2922 | switch the branch with the previous instruction, which we can | |
2923 | do if the previous instruction does not set up a condition | |
2924 | that the branch tests and if the branch is not itself the | |
2925 | target of any branch. */ | |
2926 | if ((pinfo & INSN_UNCOND_BRANCH_DELAY) | |
2927 | || (pinfo & INSN_COND_BRANCH_DELAY)) | |
2928 | { | |
2929 | if (mips_optimize < 2 | |
2930 | /* If we have seen .set volatile or .set nomove, don't | |
2931 | optimize. */ | |
2932 | || mips_opts.nomove != 0 | |
a38419a5 RS |
2933 | /* We can't swap if the previous instruction's position |
2934 | is fixed. */ | |
2935 | || history[0].fixed_p | |
252b5132 RH |
2936 | /* If the previous previous insn was in a .set |
2937 | noreorder, we can't swap. Actually, the MIPS | |
2938 | assembler will swap in this situation. However, gcc | |
2939 | configured -with-gnu-as will generate code like | |
2940 | .set noreorder | |
2941 | lw $4,XXX | |
2942 | .set reorder | |
2943 | INSN | |
2944 | bne $4,$0,foo | |
2945 | in which we can not swap the bne and INSN. If gcc is | |
2946 | not configured -with-gnu-as, it does not output the | |
a38419a5 | 2947 | .set pseudo-ops. */ |
47e39b9d | 2948 | || history[1].noreorder_p |
252b5132 RH |
2949 | /* If the branch is itself the target of a branch, we |
2950 | can not swap. We cheat on this; all we check for is | |
2951 | whether there is a label on this instruction. If | |
2952 | there are any branches to anything other than a | |
2953 | label, users must use .set noreorder. */ | |
a8dbcb85 | 2954 | || si->label_list != NULL |
895921c9 MR |
2955 | /* If the previous instruction is in a variant frag |
2956 | other than this branch's one, we cannot do the swap. | |
2957 | This does not apply to the mips16, which uses variant | |
2958 | frags for different purposes. */ | |
252b5132 | 2959 | || (! mips_opts.mips16 |
895921c9 | 2960 | && prev_insn_frag_type == rs_machine_dependent) |
71400594 RS |
2961 | /* Check for conflicts between the branch and the instructions |
2962 | before the candidate delay slot. */ | |
2963 | || nops_for_insn (history + 1, ip) > 0 | |
2964 | /* Check for conflicts between the swapped sequence and the | |
2965 | target of the branch. */ | |
2966 | || nops_for_sequence (2, history + 1, ip, history) > 0 | |
252b5132 RH |
2967 | /* We do not swap with a trap instruction, since it |
2968 | complicates trap handlers to have the trap | |
2969 | instruction be in a delay slot. */ | |
2970 | || (prev_pinfo & INSN_TRAP) | |
2971 | /* If the branch reads a register that the previous | |
2972 | instruction sets, we can not swap. */ | |
2973 | || (! mips_opts.mips16 | |
2974 | && (prev_pinfo & INSN_WRITE_GPR_T) | |
bf12938e | 2975 | && insn_uses_reg (ip, EXTRACT_OPERAND (RT, history[0]), |
252b5132 RH |
2976 | MIPS_GR_REG)) |
2977 | || (! mips_opts.mips16 | |
2978 | && (prev_pinfo & INSN_WRITE_GPR_D) | |
bf12938e | 2979 | && insn_uses_reg (ip, EXTRACT_OPERAND (RD, history[0]), |
252b5132 RH |
2980 | MIPS_GR_REG)) |
2981 | || (mips_opts.mips16 | |
2982 | && (((prev_pinfo & MIPS16_INSN_WRITE_X) | |
bf12938e RS |
2983 | && (insn_uses_reg |
2984 | (ip, MIPS16_EXTRACT_OPERAND (RX, history[0]), | |
2985 | MIPS16_REG))) | |
252b5132 | 2986 | || ((prev_pinfo & MIPS16_INSN_WRITE_Y) |
bf12938e RS |
2987 | && (insn_uses_reg |
2988 | (ip, MIPS16_EXTRACT_OPERAND (RY, history[0]), | |
2989 | MIPS16_REG))) | |
252b5132 | 2990 | || ((prev_pinfo & MIPS16_INSN_WRITE_Z) |
bf12938e RS |
2991 | && (insn_uses_reg |
2992 | (ip, MIPS16_EXTRACT_OPERAND (RZ, history[0]), | |
2993 | MIPS16_REG))) | |
252b5132 RH |
2994 | || ((prev_pinfo & MIPS16_INSN_WRITE_T) |
2995 | && insn_uses_reg (ip, TREG, MIPS_GR_REG)) | |
2996 | || ((prev_pinfo & MIPS16_INSN_WRITE_31) | |
2997 | && insn_uses_reg (ip, RA, MIPS_GR_REG)) | |
2998 | || ((prev_pinfo & MIPS16_INSN_WRITE_GPR_Y) | |
2999 | && insn_uses_reg (ip, | |
47e39b9d RS |
3000 | MIPS16OP_EXTRACT_REG32R |
3001 | (history[0].insn_opcode), | |
252b5132 RH |
3002 | MIPS_GR_REG)))) |
3003 | /* If the branch writes a register that the previous | |
3004 | instruction sets, we can not swap (we know that | |
3005 | branches write only to RD or to $31). */ | |
3006 | || (! mips_opts.mips16 | |
3007 | && (prev_pinfo & INSN_WRITE_GPR_T) | |
3008 | && (((pinfo & INSN_WRITE_GPR_D) | |
bf12938e RS |
3009 | && (EXTRACT_OPERAND (RT, history[0]) |
3010 | == EXTRACT_OPERAND (RD, *ip))) | |
252b5132 | 3011 | || ((pinfo & INSN_WRITE_GPR_31) |
bf12938e | 3012 | && EXTRACT_OPERAND (RT, history[0]) == RA))) |
252b5132 RH |
3013 | || (! mips_opts.mips16 |
3014 | && (prev_pinfo & INSN_WRITE_GPR_D) | |
3015 | && (((pinfo & INSN_WRITE_GPR_D) | |
bf12938e RS |
3016 | && (EXTRACT_OPERAND (RD, history[0]) |
3017 | == EXTRACT_OPERAND (RD, *ip))) | |
252b5132 | 3018 | || ((pinfo & INSN_WRITE_GPR_31) |
bf12938e | 3019 | && EXTRACT_OPERAND (RD, history[0]) == RA))) |
252b5132 RH |
3020 | || (mips_opts.mips16 |
3021 | && (pinfo & MIPS16_INSN_WRITE_31) | |
3022 | && ((prev_pinfo & MIPS16_INSN_WRITE_31) | |
3023 | || ((prev_pinfo & MIPS16_INSN_WRITE_GPR_Y) | |
47e39b9d | 3024 | && (MIPS16OP_EXTRACT_REG32R (history[0].insn_opcode) |
252b5132 RH |
3025 | == RA)))) |
3026 | /* If the branch writes a register that the previous | |
3027 | instruction reads, we can not swap (we know that | |
3028 | branches only write to RD or to $31). */ | |
3029 | || (! mips_opts.mips16 | |
3030 | && (pinfo & INSN_WRITE_GPR_D) | |
47e39b9d | 3031 | && insn_uses_reg (&history[0], |
bf12938e | 3032 | EXTRACT_OPERAND (RD, *ip), |
252b5132 RH |
3033 | MIPS_GR_REG)) |
3034 | || (! mips_opts.mips16 | |
3035 | && (pinfo & INSN_WRITE_GPR_31) | |
47e39b9d | 3036 | && insn_uses_reg (&history[0], RA, MIPS_GR_REG)) |
252b5132 RH |
3037 | || (mips_opts.mips16 |
3038 | && (pinfo & MIPS16_INSN_WRITE_31) | |
47e39b9d | 3039 | && insn_uses_reg (&history[0], RA, MIPS_GR_REG)) |
252b5132 RH |
3040 | /* If one instruction sets a condition code and the |
3041 | other one uses a condition code, we can not swap. */ | |
3042 | || ((pinfo & INSN_READ_COND_CODE) | |
3043 | && (prev_pinfo & INSN_WRITE_COND_CODE)) | |
3044 | || ((pinfo & INSN_WRITE_COND_CODE) | |
3045 | && (prev_pinfo & INSN_READ_COND_CODE)) | |
3046 | /* If the previous instruction uses the PC, we can not | |
3047 | swap. */ | |
3048 | || (mips_opts.mips16 | |
3049 | && (prev_pinfo & MIPS16_INSN_READ_PC)) | |
252b5132 RH |
3050 | /* If the previous instruction had a fixup in mips16 |
3051 | mode, we can not swap. This normally means that the | |
3052 | previous instruction was a 4 byte branch anyhow. */ | |
47e39b9d | 3053 | || (mips_opts.mips16 && history[0].fixp[0]) |
bdaaa2e1 KH |
3054 | /* If the previous instruction is a sync, sync.l, or |
3055 | sync.p, we can not swap. */ | |
f173e82e | 3056 | || (prev_pinfo & INSN_SYNC)) |
252b5132 | 3057 | { |
29024861 DU |
3058 | if (mips_opts.mips16 |
3059 | && (pinfo & INSN_UNCOND_BRANCH_DELAY) | |
3060 | && (pinfo & (MIPS16_INSN_READ_X | MIPS16_INSN_READ_31)) | |
3994f87e | 3061 | && ISA_SUPPORTS_MIPS16E) |
29024861 DU |
3062 | { |
3063 | /* Convert MIPS16 jr/jalr into a "compact" jump. */ | |
3064 | ip->insn_opcode |= 0x0080; | |
3065 | install_insn (ip); | |
3066 | insert_into_history (0, 1, ip); | |
3067 | } | |
3068 | else | |
3069 | { | |
3070 | /* We could do even better for unconditional branches to | |
3071 | portions of this object file; we could pick up the | |
3072 | instruction at the destination, put it in the delay | |
3073 | slot, and bump the destination address. */ | |
3074 | insert_into_history (0, 1, ip); | |
3075 | emit_nop (); | |
3076 | } | |
3077 | ||
dd22970f ILT |
3078 | if (mips_relax.sequence) |
3079 | mips_relax.sizes[mips_relax.sequence - 1] += 4; | |
252b5132 RH |
3080 | } |
3081 | else | |
3082 | { | |
3083 | /* It looks like we can actually do the swap. */ | |
1e915849 RS |
3084 | struct mips_cl_insn delay = history[0]; |
3085 | if (mips_opts.mips16) | |
252b5132 | 3086 | { |
b8ee1a6e DU |
3087 | know (delay.frag == ip->frag); |
3088 | move_insn (ip, delay.frag, delay.where); | |
3089 | move_insn (&delay, ip->frag, ip->where + insn_length (ip)); | |
1e915849 RS |
3090 | } |
3091 | else if (relaxed_branch) | |
3092 | { | |
3093 | /* Add the delay slot instruction to the end of the | |
3094 | current frag and shrink the fixed part of the | |
3095 | original frag. If the branch occupies the tail of | |
3096 | the latter, move it backwards to cover the gap. */ | |
3097 | delay.frag->fr_fix -= 4; | |
3098 | if (delay.frag == ip->frag) | |
3099 | move_insn (ip, ip->frag, ip->where - 4); | |
3100 | add_fixed_insn (&delay); | |
252b5132 RH |
3101 | } |
3102 | else | |
3103 | { | |
1e915849 RS |
3104 | move_insn (&delay, ip->frag, ip->where); |
3105 | move_insn (ip, history[0].frag, history[0].where); | |
252b5132 | 3106 | } |
1e915849 RS |
3107 | history[0] = *ip; |
3108 | delay.fixed_p = 1; | |
3109 | insert_into_history (0, 1, &delay); | |
252b5132 | 3110 | } |
252b5132 RH |
3111 | |
3112 | /* If that was an unconditional branch, forget the previous | |
3113 | insn information. */ | |
3114 | if (pinfo & INSN_UNCOND_BRANCH_DELAY) | |
7d10b47d | 3115 | mips_no_prev_insn (); |
252b5132 RH |
3116 | } |
3117 | else if (pinfo & INSN_COND_BRANCH_LIKELY) | |
3118 | { | |
3119 | /* We don't yet optimize a branch likely. What we should do | |
3120 | is look at the target, copy the instruction found there | |
3121 | into the delay slot, and increment the branch to jump to | |
3122 | the next instruction. */ | |
1e915849 | 3123 | insert_into_history (0, 1, ip); |
252b5132 | 3124 | emit_nop (); |
252b5132 RH |
3125 | } |
3126 | else | |
1e915849 | 3127 | insert_into_history (0, 1, ip); |
252b5132 | 3128 | } |
1e915849 RS |
3129 | else |
3130 | insert_into_history (0, 1, ip); | |
252b5132 RH |
3131 | |
3132 | /* We just output an insn, so the next one doesn't have a label. */ | |
3133 | mips_clear_insn_labels (); | |
252b5132 RH |
3134 | } |
3135 | ||
7d10b47d | 3136 | /* Forget that there was any previous instruction or label. */ |
252b5132 RH |
3137 | |
3138 | static void | |
7d10b47d | 3139 | mips_no_prev_insn (void) |
252b5132 | 3140 | { |
7d10b47d RS |
3141 | prev_nop_frag = NULL; |
3142 | insert_into_history (0, ARRAY_SIZE (history), NOP_INSN); | |
252b5132 RH |
3143 | mips_clear_insn_labels (); |
3144 | } | |
3145 | ||
7d10b47d RS |
3146 | /* This function must be called before we emit something other than |
3147 | instructions. It is like mips_no_prev_insn except that it inserts | |
3148 | any NOPS that might be needed by previous instructions. */ | |
252b5132 | 3149 | |
7d10b47d RS |
3150 | void |
3151 | mips_emit_delays (void) | |
252b5132 RH |
3152 | { |
3153 | if (! mips_opts.noreorder) | |
3154 | { | |
71400594 | 3155 | int nops = nops_for_insn (history, NULL); |
252b5132 RH |
3156 | if (nops > 0) |
3157 | { | |
7d10b47d RS |
3158 | while (nops-- > 0) |
3159 | add_fixed_insn (NOP_INSN); | |
3160 | mips_move_labels (); | |
3161 | } | |
3162 | } | |
3163 | mips_no_prev_insn (); | |
3164 | } | |
3165 | ||
3166 | /* Start a (possibly nested) noreorder block. */ | |
3167 | ||
3168 | static void | |
3169 | start_noreorder (void) | |
3170 | { | |
3171 | if (mips_opts.noreorder == 0) | |
3172 | { | |
3173 | unsigned int i; | |
3174 | int nops; | |
3175 | ||
3176 | /* None of the instructions before the .set noreorder can be moved. */ | |
3177 | for (i = 0; i < ARRAY_SIZE (history); i++) | |
3178 | history[i].fixed_p = 1; | |
3179 | ||
3180 | /* Insert any nops that might be needed between the .set noreorder | |
3181 | block and the previous instructions. We will later remove any | |
3182 | nops that turn out not to be needed. */ | |
3183 | nops = nops_for_insn (history, NULL); | |
3184 | if (nops > 0) | |
3185 | { | |
3186 | if (mips_optimize != 0) | |
252b5132 RH |
3187 | { |
3188 | /* Record the frag which holds the nop instructions, so | |
3189 | that we can remove them if we don't need them. */ | |
3190 | frag_grow (mips_opts.mips16 ? nops * 2 : nops * 4); | |
3191 | prev_nop_frag = frag_now; | |
3192 | prev_nop_frag_holds = nops; | |
3193 | prev_nop_frag_required = 0; | |
3194 | prev_nop_frag_since = 0; | |
3195 | } | |
3196 | ||
3197 | for (; nops > 0; --nops) | |
1e915849 | 3198 | add_fixed_insn (NOP_INSN); |
252b5132 | 3199 | |
7d10b47d RS |
3200 | /* Move on to a new frag, so that it is safe to simply |
3201 | decrease the size of prev_nop_frag. */ | |
3202 | frag_wane (frag_now); | |
3203 | frag_new (0); | |
404a8071 | 3204 | mips_move_labels (); |
252b5132 | 3205 | } |
7d10b47d RS |
3206 | mips16_mark_labels (); |
3207 | mips_clear_insn_labels (); | |
252b5132 | 3208 | } |
7d10b47d RS |
3209 | mips_opts.noreorder++; |
3210 | mips_any_noreorder = 1; | |
3211 | } | |
252b5132 | 3212 | |
7d10b47d | 3213 | /* End a nested noreorder block. */ |
252b5132 | 3214 | |
7d10b47d RS |
3215 | static void |
3216 | end_noreorder (void) | |
3217 | { | |
3218 | mips_opts.noreorder--; | |
3219 | if (mips_opts.noreorder == 0 && prev_nop_frag != NULL) | |
3220 | { | |
3221 | /* Commit to inserting prev_nop_frag_required nops and go back to | |
3222 | handling nop insertion the .set reorder way. */ | |
3223 | prev_nop_frag->fr_fix -= ((prev_nop_frag_holds - prev_nop_frag_required) | |
3224 | * (mips_opts.mips16 ? 2 : 4)); | |
3225 | insert_into_history (prev_nop_frag_since, | |
3226 | prev_nop_frag_required, NOP_INSN); | |
3227 | prev_nop_frag = NULL; | |
3228 | } | |
252b5132 RH |
3229 | } |
3230 | ||
584892a6 RS |
3231 | /* Set up global variables for the start of a new macro. */ |
3232 | ||
3233 | static void | |
3234 | macro_start (void) | |
3235 | { | |
3236 | memset (&mips_macro_warning.sizes, 0, sizeof (mips_macro_warning.sizes)); | |
3237 | mips_macro_warning.delay_slot_p = (mips_opts.noreorder | |
47e39b9d | 3238 | && (history[0].insn_mo->pinfo |
584892a6 RS |
3239 | & (INSN_UNCOND_BRANCH_DELAY |
3240 | | INSN_COND_BRANCH_DELAY | |
3241 | | INSN_COND_BRANCH_LIKELY)) != 0); | |
3242 | } | |
3243 | ||
3244 | /* Given that a macro is longer than 4 bytes, return the appropriate warning | |
3245 | for it. Return null if no warning is needed. SUBTYPE is a bitmask of | |
3246 | RELAX_DELAY_SLOT and RELAX_NOMACRO. */ | |
3247 | ||
3248 | static const char * | |
3249 | macro_warning (relax_substateT subtype) | |
3250 | { | |
3251 | if (subtype & RELAX_DELAY_SLOT) | |
3252 | return _("Macro instruction expanded into multiple instructions" | |
3253 | " in a branch delay slot"); | |
3254 | else if (subtype & RELAX_NOMACRO) | |
3255 | return _("Macro instruction expanded into multiple instructions"); | |
3256 | else | |
3257 | return 0; | |
3258 | } | |
3259 | ||
3260 | /* Finish up a macro. Emit warnings as appropriate. */ | |
3261 | ||
3262 | static void | |
3263 | macro_end (void) | |
3264 | { | |
3265 | if (mips_macro_warning.sizes[0] > 4 || mips_macro_warning.sizes[1] > 4) | |
3266 | { | |
3267 | relax_substateT subtype; | |
3268 | ||
3269 | /* Set up the relaxation warning flags. */ | |
3270 | subtype = 0; | |
3271 | if (mips_macro_warning.sizes[1] > mips_macro_warning.sizes[0]) | |
3272 | subtype |= RELAX_SECOND_LONGER; | |
3273 | if (mips_opts.warn_about_macros) | |
3274 | subtype |= RELAX_NOMACRO; | |
3275 | if (mips_macro_warning.delay_slot_p) | |
3276 | subtype |= RELAX_DELAY_SLOT; | |
3277 | ||
3278 | if (mips_macro_warning.sizes[0] > 4 && mips_macro_warning.sizes[1] > 4) | |
3279 | { | |
3280 | /* Either the macro has a single implementation or both | |
3281 | implementations are longer than 4 bytes. Emit the | |
3282 | warning now. */ | |
3283 | const char *msg = macro_warning (subtype); | |
3284 | if (msg != 0) | |
3285 | as_warn (msg); | |
3286 | } | |
3287 | else | |
3288 | { | |
3289 | /* One implementation might need a warning but the other | |
3290 | definitely doesn't. */ | |
3291 | mips_macro_warning.first_frag->fr_subtype |= subtype; | |
3292 | } | |
3293 | } | |
3294 | } | |
3295 | ||
6e1304d8 RS |
3296 | /* Read a macro's relocation codes from *ARGS and store them in *R. |
3297 | The first argument in *ARGS will be either the code for a single | |
3298 | relocation or -1 followed by the three codes that make up a | |
3299 | composite relocation. */ | |
3300 | ||
3301 | static void | |
3302 | macro_read_relocs (va_list *args, bfd_reloc_code_real_type *r) | |
3303 | { | |
3304 | int i, next; | |
3305 | ||
3306 | next = va_arg (*args, int); | |
3307 | if (next >= 0) | |
3308 | r[0] = (bfd_reloc_code_real_type) next; | |
3309 | else | |
3310 | for (i = 0; i < 3; i++) | |
3311 | r[i] = (bfd_reloc_code_real_type) va_arg (*args, int); | |
3312 | } | |
3313 | ||
252b5132 RH |
3314 | /* Build an instruction created by a macro expansion. This is passed |
3315 | a pointer to the count of instructions created so far, an | |
3316 | expression, the name of the instruction to build, an operand format | |
3317 | string, and corresponding arguments. */ | |
3318 | ||
252b5132 | 3319 | static void |
67c0d1eb | 3320 | macro_build (expressionS *ep, const char *name, const char *fmt, ...) |
252b5132 | 3321 | { |
1e915849 | 3322 | const struct mips_opcode *mo; |
252b5132 | 3323 | struct mips_cl_insn insn; |
f6688943 | 3324 | bfd_reloc_code_real_type r[3]; |
252b5132 | 3325 | va_list args; |
252b5132 | 3326 | |
252b5132 | 3327 | va_start (args, fmt); |
252b5132 | 3328 | |
252b5132 RH |
3329 | if (mips_opts.mips16) |
3330 | { | |
67c0d1eb | 3331 | mips16_macro_build (ep, name, fmt, args); |
252b5132 RH |
3332 | va_end (args); |
3333 | return; | |
3334 | } | |
3335 | ||
f6688943 TS |
3336 | r[0] = BFD_RELOC_UNUSED; |
3337 | r[1] = BFD_RELOC_UNUSED; | |
3338 | r[2] = BFD_RELOC_UNUSED; | |
1e915849 RS |
3339 | mo = (struct mips_opcode *) hash_find (op_hash, name); |
3340 | assert (mo); | |
3341 | assert (strcmp (name, mo->name) == 0); | |
3342 | ||
8b082fb1 TS |
3343 | while (1) |
3344 | { | |
3345 | /* Search until we get a match for NAME. It is assumed here that | |
3346 | macros will never generate MDMX, MIPS-3D, or MT instructions. */ | |
3347 | if (strcmp (fmt, mo->args) == 0 | |
3348 | && mo->pinfo != INSN_MACRO | |
3349 | && OPCODE_IS_MEMBER (mo, | |
1e915849 | 3350 | (mips_opts.isa |
9b3f89ee | 3351 | | (mips_opts.mips16 ? INSN_MIPS16 : 0) |
8b082fb1 TS |
3352 | | (mips_opts.ase_dsp ? INSN_DSP : 0) |
3353 | | ((mips_opts.ase_dsp && ISA_SUPPORTS_DSP64_ASE) | |
3354 | ? INSN_DSP64 : 0) | |
3355 | | (mips_opts.ase_dspr2 ? INSN_DSPR2 : 0) | |
e16bfa71 | 3356 | | (mips_opts.ase_smartmips ? INSN_SMARTMIPS : 0)), |
fef14a42 | 3357 | mips_opts.arch) |
8b082fb1 TS |
3358 | && (mips_opts.arch != CPU_R4650 || (mo->pinfo & FP_D) == 0)) |
3359 | break; | |
3360 | ||
1e915849 RS |
3361 | ++mo; |
3362 | assert (mo->name); | |
3363 | assert (strcmp (name, mo->name) == 0); | |
252b5132 RH |
3364 | } |
3365 | ||
1e915849 | 3366 | create_insn (&insn, mo); |
252b5132 RH |
3367 | for (;;) |
3368 | { | |
3369 | switch (*fmt++) | |
3370 | { | |
3371 | case '\0': | |
3372 | break; | |
3373 | ||
3374 | case ',': | |
3375 | case '(': | |
3376 | case ')': | |
3377 | continue; | |
3378 | ||
5f74bc13 CD |
3379 | case '+': |
3380 | switch (*fmt++) | |
3381 | { | |
3382 | case 'A': | |
3383 | case 'E': | |
bf12938e | 3384 | INSERT_OPERAND (SHAMT, insn, va_arg (args, int)); |
5f74bc13 CD |
3385 | continue; |
3386 | ||
3387 | case 'B': | |
3388 | case 'F': | |
3389 | /* Note that in the macro case, these arguments are already | |
3390 | in MSB form. (When handling the instruction in the | |
3391 | non-macro case, these arguments are sizes from which | |
3392 | MSB values must be calculated.) */ | |
bf12938e | 3393 | INSERT_OPERAND (INSMSB, insn, va_arg (args, int)); |
5f74bc13 CD |
3394 | continue; |
3395 | ||
3396 | case 'C': | |
3397 | case 'G': | |
3398 | case 'H': | |
3399 | /* Note that in the macro case, these arguments are already | |
3400 | in MSBD form. (When handling the instruction in the | |
3401 | non-macro case, these arguments are sizes from which | |
3402 | MSBD values must be calculated.) */ | |
bf12938e | 3403 | INSERT_OPERAND (EXTMSBD, insn, va_arg (args, int)); |
5f74bc13 CD |
3404 | continue; |
3405 | ||
3406 | default: | |
3407 | internalError (); | |
3408 | } | |
3409 | continue; | |
3410 | ||
8b082fb1 TS |
3411 | case '2': |
3412 | INSERT_OPERAND (BP, insn, va_arg (args, int)); | |
3413 | continue; | |
3414 | ||
252b5132 RH |
3415 | case 't': |
3416 | case 'w': | |
3417 | case 'E': | |
bf12938e | 3418 | INSERT_OPERAND (RT, insn, va_arg (args, int)); |
252b5132 RH |
3419 | continue; |
3420 | ||
3421 | case 'c': | |
bf12938e | 3422 | INSERT_OPERAND (CODE, insn, va_arg (args, int)); |
38487616 TS |
3423 | continue; |
3424 | ||
252b5132 RH |
3425 | case 'T': |
3426 | case 'W': | |
bf12938e | 3427 | INSERT_OPERAND (FT, insn, va_arg (args, int)); |
252b5132 RH |
3428 | continue; |
3429 | ||
3430 | case 'd': | |
3431 | case 'G': | |
af7ee8bf | 3432 | case 'K': |
bf12938e | 3433 | INSERT_OPERAND (RD, insn, va_arg (args, int)); |
252b5132 RH |
3434 | continue; |
3435 | ||
4372b673 NC |
3436 | case 'U': |
3437 | { | |
3438 | int tmp = va_arg (args, int); | |
3439 | ||
bf12938e RS |
3440 | INSERT_OPERAND (RT, insn, tmp); |
3441 | INSERT_OPERAND (RD, insn, tmp); | |
beae10d5 | 3442 | continue; |
4372b673 NC |
3443 | } |
3444 | ||
252b5132 RH |
3445 | case 'V': |
3446 | case 'S': | |
bf12938e | 3447 | INSERT_OPERAND (FS, insn, va_arg (args, int)); |
252b5132 RH |
3448 | continue; |
3449 | ||
3450 | case 'z': | |
3451 | continue; | |
3452 | ||
3453 | case '<': | |
bf12938e | 3454 | INSERT_OPERAND (SHAMT, insn, va_arg (args, int)); |
252b5132 RH |
3455 | continue; |
3456 | ||
3457 | case 'D': | |
bf12938e | 3458 | INSERT_OPERAND (FD, insn, va_arg (args, int)); |
252b5132 RH |
3459 | continue; |
3460 | ||
3461 | case 'B': | |
bf12938e | 3462 | INSERT_OPERAND (CODE20, insn, va_arg (args, int)); |
252b5132 RH |
3463 | continue; |
3464 | ||
4372b673 | 3465 | case 'J': |
bf12938e | 3466 | INSERT_OPERAND (CODE19, insn, va_arg (args, int)); |
4372b673 NC |
3467 | continue; |
3468 | ||
252b5132 | 3469 | case 'q': |
bf12938e | 3470 | INSERT_OPERAND (CODE2, insn, va_arg (args, int)); |
252b5132 RH |
3471 | continue; |
3472 | ||
3473 | case 'b': | |
3474 | case 's': | |
3475 | case 'r': | |
3476 | case 'v': | |
bf12938e | 3477 | INSERT_OPERAND (RS, insn, va_arg (args, int)); |
252b5132 RH |
3478 | continue; |
3479 | ||
3480 | case 'i': | |
3481 | case 'j': | |
3482 | case 'o': | |
6e1304d8 | 3483 | macro_read_relocs (&args, r); |
cdf6fd85 | 3484 | assert (*r == BFD_RELOC_GPREL16 |
f6688943 TS |
3485 | || *r == BFD_RELOC_MIPS_LITERAL |
3486 | || *r == BFD_RELOC_MIPS_HIGHER | |
3487 | || *r == BFD_RELOC_HI16_S | |
3488 | || *r == BFD_RELOC_LO16 | |
3489 | || *r == BFD_RELOC_MIPS_GOT16 | |
3490 | || *r == BFD_RELOC_MIPS_CALL16 | |
438c16b8 TS |
3491 | || *r == BFD_RELOC_MIPS_GOT_DISP |
3492 | || *r == BFD_RELOC_MIPS_GOT_PAGE | |
3493 | || *r == BFD_RELOC_MIPS_GOT_OFST | |
f6688943 | 3494 | || *r == BFD_RELOC_MIPS_GOT_LO16 |
3e722fb5 | 3495 | || *r == BFD_RELOC_MIPS_CALL_LO16); |
252b5132 RH |
3496 | continue; |
3497 | ||
3498 | case 'u': | |
6e1304d8 | 3499 | macro_read_relocs (&args, r); |
252b5132 RH |
3500 | assert (ep != NULL |
3501 | && (ep->X_op == O_constant | |
3502 | || (ep->X_op == O_symbol | |
f6688943 TS |
3503 | && (*r == BFD_RELOC_MIPS_HIGHEST |
3504 | || *r == BFD_RELOC_HI16_S | |
3505 | || *r == BFD_RELOC_HI16 | |
3506 | || *r == BFD_RELOC_GPREL16 | |
3507 | || *r == BFD_RELOC_MIPS_GOT_HI16 | |
3e722fb5 | 3508 | || *r == BFD_RELOC_MIPS_CALL_HI16)))); |
252b5132 RH |
3509 | continue; |
3510 | ||
3511 | case 'p': | |
3512 | assert (ep != NULL); | |
bad36eac | 3513 | |
252b5132 RH |
3514 | /* |
3515 | * This allows macro() to pass an immediate expression for | |
3516 | * creating short branches without creating a symbol. | |
bad36eac DJ |
3517 | * |
3518 | * We don't allow branch relaxation for these branches, as | |
3519 | * they should only appear in ".set nomacro" anyway. | |
252b5132 RH |
3520 | */ |
3521 | if (ep->X_op == O_constant) | |
3522 | { | |
bad36eac DJ |
3523 | if ((ep->X_add_number & 3) != 0) |
3524 | as_bad (_("branch to misaligned address (0x%lx)"), | |
3525 | (unsigned long) ep->X_add_number); | |
3526 | if ((ep->X_add_number + 0x20000) & ~0x3ffff) | |
3527 | as_bad (_("branch address range overflow (0x%lx)"), | |
3528 | (unsigned long) ep->X_add_number); | |
252b5132 RH |
3529 | insn.insn_opcode |= (ep->X_add_number >> 2) & 0xffff; |
3530 | ep = NULL; | |
3531 | } | |
3532 | else | |
0b25d3e6 | 3533 | *r = BFD_RELOC_16_PCREL_S2; |
252b5132 RH |
3534 | continue; |
3535 | ||
3536 | case 'a': | |
3537 | assert (ep != NULL); | |
f6688943 | 3538 | *r = BFD_RELOC_MIPS_JMP; |
252b5132 RH |
3539 | continue; |
3540 | ||
3541 | case 'C': | |
a9e24354 | 3542 | INSERT_OPERAND (COPZ, insn, va_arg (args, unsigned long)); |
252b5132 RH |
3543 | continue; |
3544 | ||
d43b4baf | 3545 | case 'k': |
a9e24354 | 3546 | INSERT_OPERAND (CACHE, insn, va_arg (args, unsigned long)); |
d43b4baf TS |
3547 | continue; |
3548 | ||
252b5132 RH |
3549 | default: |
3550 | internalError (); | |
3551 | } | |
3552 | break; | |
3553 | } | |
3554 | va_end (args); | |
f6688943 | 3555 | assert (*r == BFD_RELOC_UNUSED ? ep == NULL : ep != NULL); |
252b5132 | 3556 | |
4d7206a2 | 3557 | append_insn (&insn, ep, r); |
252b5132 RH |
3558 | } |
3559 | ||
3560 | static void | |
67c0d1eb | 3561 | mips16_macro_build (expressionS *ep, const char *name, const char *fmt, |
17a2f251 | 3562 | va_list args) |
252b5132 | 3563 | { |
1e915849 | 3564 | struct mips_opcode *mo; |
252b5132 | 3565 | struct mips_cl_insn insn; |
f6688943 TS |
3566 | bfd_reloc_code_real_type r[3] |
3567 | = {BFD_RELOC_UNUSED, BFD_RELOC_UNUSED, BFD_RELOC_UNUSED}; | |
252b5132 | 3568 | |
1e915849 RS |
3569 | mo = (struct mips_opcode *) hash_find (mips16_op_hash, name); |
3570 | assert (mo); | |
3571 | assert (strcmp (name, mo->name) == 0); | |
252b5132 | 3572 | |
1e915849 | 3573 | while (strcmp (fmt, mo->args) != 0 || mo->pinfo == INSN_MACRO) |
252b5132 | 3574 | { |
1e915849 RS |
3575 | ++mo; |
3576 | assert (mo->name); | |
3577 | assert (strcmp (name, mo->name) == 0); | |
252b5132 RH |
3578 | } |
3579 | ||
1e915849 | 3580 | create_insn (&insn, mo); |
252b5132 RH |
3581 | for (;;) |
3582 | { | |
3583 | int c; | |
3584 | ||
3585 | c = *fmt++; | |
3586 | switch (c) | |
3587 | { | |
3588 | case '\0': | |
3589 | break; | |
3590 | ||
3591 | case ',': | |
3592 | case '(': | |
3593 | case ')': | |
3594 | continue; | |
3595 | ||
3596 | case 'y': | |
3597 | case 'w': | |
bf12938e | 3598 | MIPS16_INSERT_OPERAND (RY, insn, va_arg (args, int)); |
252b5132 RH |
3599 | continue; |
3600 | ||
3601 | case 'x': | |
3602 | case 'v': | |
bf12938e | 3603 | MIPS16_INSERT_OPERAND (RX, insn, va_arg (args, int)); |
252b5132 RH |
3604 | continue; |
3605 | ||
3606 | case 'z': | |
bf12938e | 3607 | MIPS16_INSERT_OPERAND (RZ, insn, va_arg (args, int)); |
252b5132 RH |
3608 | continue; |
3609 | ||
3610 | case 'Z': | |
bf12938e | 3611 | MIPS16_INSERT_OPERAND (MOVE32Z, insn, va_arg (args, int)); |
252b5132 RH |
3612 | continue; |
3613 | ||
3614 | case '0': | |
3615 | case 'S': | |
3616 | case 'P': | |
3617 | case 'R': | |
3618 | continue; | |
3619 | ||
3620 | case 'X': | |
bf12938e | 3621 | MIPS16_INSERT_OPERAND (REGR32, insn, va_arg (args, int)); |
252b5132 RH |
3622 | continue; |
3623 | ||
3624 | case 'Y': | |
3625 | { | |
3626 | int regno; | |
3627 | ||
3628 | regno = va_arg (args, int); | |
3629 | regno = ((regno & 7) << 2) | ((regno & 0x18) >> 3); | |
a9e24354 | 3630 | MIPS16_INSERT_OPERAND (REG32R, insn, regno); |
252b5132 RH |
3631 | } |
3632 | continue; | |
3633 | ||
3634 | case '<': | |
3635 | case '>': | |
3636 | case '4': | |
3637 | case '5': | |
3638 | case 'H': | |
3639 | case 'W': | |
3640 | case 'D': | |
3641 | case 'j': | |
3642 | case '8': | |
3643 | case 'V': | |
3644 | case 'C': | |
3645 | case 'U': | |
3646 | case 'k': | |
3647 | case 'K': | |
3648 | case 'p': | |
3649 | case 'q': | |
3650 | { | |
3651 | assert (ep != NULL); | |
3652 | ||
3653 | if (ep->X_op != O_constant) | |
874e8986 | 3654 | *r = (int) BFD_RELOC_UNUSED + c; |
252b5132 RH |
3655 | else |
3656 | { | |
b34976b6 AM |
3657 | mips16_immed (NULL, 0, c, ep->X_add_number, FALSE, FALSE, |
3658 | FALSE, &insn.insn_opcode, &insn.use_extend, | |
c4e7957c | 3659 | &insn.extend); |
252b5132 | 3660 | ep = NULL; |
f6688943 | 3661 | *r = BFD_RELOC_UNUSED; |
252b5132 RH |
3662 | } |
3663 | } | |
3664 | continue; | |
3665 | ||
3666 | case '6': | |
bf12938e | 3667 | MIPS16_INSERT_OPERAND (IMM6, insn, va_arg (args, int)); |
252b5132 RH |
3668 | continue; |
3669 | } | |
3670 | ||
3671 | break; | |
3672 | } | |
3673 | ||
f6688943 | 3674 | assert (*r == BFD_RELOC_UNUSED ? ep == NULL : ep != NULL); |
252b5132 | 3675 | |
4d7206a2 | 3676 | append_insn (&insn, ep, r); |
252b5132 RH |
3677 | } |
3678 | ||
2051e8c4 MR |
3679 | /* |
3680 | * Sign-extend 32-bit mode constants that have bit 31 set and all | |
3681 | * higher bits unset. | |
3682 | */ | |
9f872bbe | 3683 | static void |
2051e8c4 MR |
3684 | normalize_constant_expr (expressionS *ex) |
3685 | { | |
9ee2a2d4 | 3686 | if (ex->X_op == O_constant |
2051e8c4 MR |
3687 | && IS_ZEXT_32BIT_NUM (ex->X_add_number)) |
3688 | ex->X_add_number = (((ex->X_add_number & 0xffffffff) ^ 0x80000000) | |
3689 | - 0x80000000); | |
3690 | } | |
3691 | ||
3692 | /* | |
3693 | * Sign-extend 32-bit mode address offsets that have bit 31 set and | |
3694 | * all higher bits unset. | |
3695 | */ | |
3696 | static void | |
3697 | normalize_address_expr (expressionS *ex) | |
3698 | { | |
3699 | if (((ex->X_op == O_constant && HAVE_32BIT_ADDRESSES) | |
3700 | || (ex->X_op == O_symbol && HAVE_32BIT_SYMBOLS)) | |
3701 | && IS_ZEXT_32BIT_NUM (ex->X_add_number)) | |
3702 | ex->X_add_number = (((ex->X_add_number & 0xffffffff) ^ 0x80000000) | |
3703 | - 0x80000000); | |
3704 | } | |
3705 | ||
438c16b8 TS |
3706 | /* |
3707 | * Generate a "jalr" instruction with a relocation hint to the called | |
3708 | * function. This occurs in NewABI PIC code. | |
3709 | */ | |
3710 | static void | |
67c0d1eb | 3711 | macro_build_jalr (expressionS *ep) |
438c16b8 | 3712 | { |
685736be | 3713 | char *f = NULL; |
b34976b6 | 3714 | |
438c16b8 | 3715 | if (HAVE_NEWABI) |
f21f8242 | 3716 | { |
cc3d92a5 | 3717 | frag_grow (8); |
f21f8242 AO |
3718 | f = frag_more (0); |
3719 | } | |
67c0d1eb | 3720 | macro_build (NULL, "jalr", "d,s", RA, PIC_CALL_REG); |
438c16b8 | 3721 | if (HAVE_NEWABI) |
f21f8242 | 3722 | fix_new_exp (frag_now, f - frag_now->fr_literal, |
a105a300 | 3723 | 4, ep, FALSE, BFD_RELOC_MIPS_JALR); |
438c16b8 TS |
3724 | } |
3725 | ||
252b5132 RH |
3726 | /* |
3727 | * Generate a "lui" instruction. | |
3728 | */ | |
3729 | static void | |
67c0d1eb | 3730 | macro_build_lui (expressionS *ep, int regnum) |
252b5132 RH |
3731 | { |
3732 | expressionS high_expr; | |
1e915849 | 3733 | const struct mips_opcode *mo; |
252b5132 | 3734 | struct mips_cl_insn insn; |
f6688943 TS |
3735 | bfd_reloc_code_real_type r[3] |
3736 | = {BFD_RELOC_UNUSED, BFD_RELOC_UNUSED, BFD_RELOC_UNUSED}; | |
5a38dc70 AM |
3737 | const char *name = "lui"; |
3738 | const char *fmt = "t,u"; | |
252b5132 RH |
3739 | |
3740 | assert (! mips_opts.mips16); | |
3741 | ||
4d7206a2 | 3742 | high_expr = *ep; |
252b5132 RH |
3743 | |
3744 | if (high_expr.X_op == O_constant) | |
3745 | { | |
54f4ddb3 | 3746 | /* We can compute the instruction now without a relocation entry. */ |
e7d556df TS |
3747 | high_expr.X_add_number = ((high_expr.X_add_number + 0x8000) |
3748 | >> 16) & 0xffff; | |
f6688943 | 3749 | *r = BFD_RELOC_UNUSED; |
252b5132 | 3750 | } |
78e1bb40 | 3751 | else |
252b5132 RH |
3752 | { |
3753 | assert (ep->X_op == O_symbol); | |
bbe506e8 TS |
3754 | /* _gp_disp is a special case, used from s_cpload. |
3755 | __gnu_local_gp is used if mips_no_shared. */ | |
252b5132 | 3756 | assert (mips_pic == NO_PIC |
78e1bb40 | 3757 | || (! HAVE_NEWABI |
aa6975fb ILT |
3758 | && strcmp (S_GET_NAME (ep->X_add_symbol), "_gp_disp") == 0) |
3759 | || (! mips_in_shared | |
bbe506e8 TS |
3760 | && strcmp (S_GET_NAME (ep->X_add_symbol), |
3761 | "__gnu_local_gp") == 0)); | |
f6688943 | 3762 | *r = BFD_RELOC_HI16_S; |
252b5132 RH |
3763 | } |
3764 | ||
1e915849 RS |
3765 | mo = hash_find (op_hash, name); |
3766 | assert (strcmp (name, mo->name) == 0); | |
3767 | assert (strcmp (fmt, mo->args) == 0); | |
3768 | create_insn (&insn, mo); | |
252b5132 | 3769 | |
bf12938e RS |
3770 | insn.insn_opcode = insn.insn_mo->match; |
3771 | INSERT_OPERAND (RT, insn, regnum); | |
f6688943 | 3772 | if (*r == BFD_RELOC_UNUSED) |
252b5132 RH |
3773 | { |
3774 | insn.insn_opcode |= high_expr.X_add_number; | |
4d7206a2 | 3775 | append_insn (&insn, NULL, r); |
252b5132 RH |
3776 | } |
3777 | else | |
4d7206a2 | 3778 | append_insn (&insn, &high_expr, r); |
252b5132 RH |
3779 | } |
3780 | ||
885add95 CD |
3781 | /* Generate a sequence of instructions to do a load or store from a constant |
3782 | offset off of a base register (breg) into/from a target register (treg), | |
3783 | using AT if necessary. */ | |
3784 | static void | |
67c0d1eb RS |
3785 | macro_build_ldst_constoffset (expressionS *ep, const char *op, |
3786 | int treg, int breg, int dbl) | |
885add95 CD |
3787 | { |
3788 | assert (ep->X_op == O_constant); | |
3789 | ||
256ab948 | 3790 | /* Sign-extending 32-bit constants makes their handling easier. */ |
2051e8c4 MR |
3791 | if (!dbl) |
3792 | normalize_constant_expr (ep); | |
256ab948 | 3793 | |
67c1ffbe | 3794 | /* Right now, this routine can only handle signed 32-bit constants. */ |
ecd13cd3 | 3795 | if (! IS_SEXT_32BIT_NUM(ep->X_add_number + 0x8000)) |
885add95 CD |
3796 | as_warn (_("operand overflow")); |
3797 | ||
3798 | if (IS_SEXT_16BIT_NUM(ep->X_add_number)) | |
3799 | { | |
3800 | /* Signed 16-bit offset will fit in the op. Easy! */ | |
67c0d1eb | 3801 | macro_build (ep, op, "t,o(b)", treg, BFD_RELOC_LO16, breg); |
885add95 CD |
3802 | } |
3803 | else | |
3804 | { | |
3805 | /* 32-bit offset, need multiple instructions and AT, like: | |
3806 | lui $tempreg,const_hi (BFD_RELOC_HI16_S) | |
3807 | addu $tempreg,$tempreg,$breg | |
3808 | <op> $treg,const_lo($tempreg) (BFD_RELOC_LO16) | |
3809 | to handle the complete offset. */ | |
67c0d1eb RS |
3810 | macro_build_lui (ep, AT); |
3811 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", AT, AT, breg); | |
3812 | macro_build (ep, op, "t,o(b)", treg, BFD_RELOC_LO16, AT); | |
885add95 CD |
3813 | |
3814 | if (mips_opts.noat) | |
8fc2e39e | 3815 | as_bad (_("Macro used $at after \".set noat\"")); |
885add95 CD |
3816 | } |
3817 | } | |
3818 | ||
252b5132 RH |
3819 | /* set_at() |
3820 | * Generates code to set the $at register to true (one) | |
3821 | * if reg is less than the immediate expression. | |
3822 | */ | |
3823 | static void | |
67c0d1eb | 3824 | set_at (int reg, int unsignedp) |
252b5132 RH |
3825 | { |
3826 | if (imm_expr.X_op == O_constant | |
3827 | && imm_expr.X_add_number >= -0x8000 | |
3828 | && imm_expr.X_add_number < 0x8000) | |
67c0d1eb RS |
3829 | macro_build (&imm_expr, unsignedp ? "sltiu" : "slti", "t,r,j", |
3830 | AT, reg, BFD_RELOC_LO16); | |
252b5132 RH |
3831 | else |
3832 | { | |
67c0d1eb RS |
3833 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
3834 | macro_build (NULL, unsignedp ? "sltu" : "slt", "d,v,t", AT, reg, AT); | |
252b5132 RH |
3835 | } |
3836 | } | |
3837 | ||
3838 | /* Warn if an expression is not a constant. */ | |
3839 | ||
3840 | static void | |
17a2f251 | 3841 | check_absolute_expr (struct mips_cl_insn *ip, expressionS *ex) |
252b5132 RH |
3842 | { |
3843 | if (ex->X_op == O_big) | |
3844 | as_bad (_("unsupported large constant")); | |
3845 | else if (ex->X_op != O_constant) | |
9ee2a2d4 MR |
3846 | as_bad (_("Instruction %s requires absolute expression"), |
3847 | ip->insn_mo->name); | |
13757d0c | 3848 | |
9ee2a2d4 MR |
3849 | if (HAVE_32BIT_GPRS) |
3850 | normalize_constant_expr (ex); | |
252b5132 RH |
3851 | } |
3852 | ||
3853 | /* Count the leading zeroes by performing a binary chop. This is a | |
3854 | bulky bit of source, but performance is a LOT better for the | |
3855 | majority of values than a simple loop to count the bits: | |
3856 | for (lcnt = 0; (lcnt < 32); lcnt++) | |
3857 | if ((v) & (1 << (31 - lcnt))) | |
3858 | break; | |
3859 | However it is not code size friendly, and the gain will drop a bit | |
3860 | on certain cached systems. | |
3861 | */ | |
3862 | #define COUNT_TOP_ZEROES(v) \ | |
3863 | (((v) & ~0xffff) == 0 \ | |
3864 | ? ((v) & ~0xff) == 0 \ | |
3865 | ? ((v) & ~0xf) == 0 \ | |
3866 | ? ((v) & ~0x3) == 0 \ | |
3867 | ? ((v) & ~0x1) == 0 \ | |
3868 | ? !(v) \ | |
3869 | ? 32 \ | |
3870 | : 31 \ | |
3871 | : 30 \ | |
3872 | : ((v) & ~0x7) == 0 \ | |
3873 | ? 29 \ | |
3874 | : 28 \ | |
3875 | : ((v) & ~0x3f) == 0 \ | |
3876 | ? ((v) & ~0x1f) == 0 \ | |
3877 | ? 27 \ | |
3878 | : 26 \ | |
3879 | : ((v) & ~0x7f) == 0 \ | |
3880 | ? 25 \ | |
3881 | : 24 \ | |
3882 | : ((v) & ~0xfff) == 0 \ | |
3883 | ? ((v) & ~0x3ff) == 0 \ | |
3884 | ? ((v) & ~0x1ff) == 0 \ | |
3885 | ? 23 \ | |
3886 | : 22 \ | |
3887 | : ((v) & ~0x7ff) == 0 \ | |
3888 | ? 21 \ | |
3889 | : 20 \ | |
3890 | : ((v) & ~0x3fff) == 0 \ | |
3891 | ? ((v) & ~0x1fff) == 0 \ | |
3892 | ? 19 \ | |
3893 | : 18 \ | |
3894 | : ((v) & ~0x7fff) == 0 \ | |
3895 | ? 17 \ | |
3896 | : 16 \ | |
3897 | : ((v) & ~0xffffff) == 0 \ | |
3898 | ? ((v) & ~0xfffff) == 0 \ | |
3899 | ? ((v) & ~0x3ffff) == 0 \ | |
3900 | ? ((v) & ~0x1ffff) == 0 \ | |
3901 | ? 15 \ | |
3902 | : 14 \ | |
3903 | : ((v) & ~0x7ffff) == 0 \ | |
3904 | ? 13 \ | |
3905 | : 12 \ | |
3906 | : ((v) & ~0x3fffff) == 0 \ | |
3907 | ? ((v) & ~0x1fffff) == 0 \ | |
3908 | ? 11 \ | |
3909 | : 10 \ | |
3910 | : ((v) & ~0x7fffff) == 0 \ | |
3911 | ? 9 \ | |
3912 | : 8 \ | |
3913 | : ((v) & ~0xfffffff) == 0 \ | |
3914 | ? ((v) & ~0x3ffffff) == 0 \ | |
3915 | ? ((v) & ~0x1ffffff) == 0 \ | |
3916 | ? 7 \ | |
3917 | : 6 \ | |
3918 | : ((v) & ~0x7ffffff) == 0 \ | |
3919 | ? 5 \ | |
3920 | : 4 \ | |
3921 | : ((v) & ~0x3fffffff) == 0 \ | |
3922 | ? ((v) & ~0x1fffffff) == 0 \ | |
3923 | ? 3 \ | |
3924 | : 2 \ | |
3925 | : ((v) & ~0x7fffffff) == 0 \ | |
3926 | ? 1 \ | |
3927 | : 0) | |
3928 | ||
3929 | /* load_register() | |
67c1ffbe | 3930 | * This routine generates the least number of instructions necessary to load |
252b5132 RH |
3931 | * an absolute expression value into a register. |
3932 | */ | |
3933 | static void | |
67c0d1eb | 3934 | load_register (int reg, expressionS *ep, int dbl) |
252b5132 RH |
3935 | { |
3936 | int freg; | |
3937 | expressionS hi32, lo32; | |
3938 | ||
3939 | if (ep->X_op != O_big) | |
3940 | { | |
3941 | assert (ep->X_op == O_constant); | |
256ab948 TS |
3942 | |
3943 | /* Sign-extending 32-bit constants makes their handling easier. */ | |
2051e8c4 MR |
3944 | if (!dbl) |
3945 | normalize_constant_expr (ep); | |
256ab948 TS |
3946 | |
3947 | if (IS_SEXT_16BIT_NUM (ep->X_add_number)) | |
252b5132 RH |
3948 | { |
3949 | /* We can handle 16 bit signed values with an addiu to | |
3950 | $zero. No need to ever use daddiu here, since $zero and | |
3951 | the result are always correct in 32 bit mode. */ | |
67c0d1eb | 3952 | macro_build (ep, "addiu", "t,r,j", reg, 0, BFD_RELOC_LO16); |
252b5132 RH |
3953 | return; |
3954 | } | |
3955 | else if (ep->X_add_number >= 0 && ep->X_add_number < 0x10000) | |
3956 | { | |
3957 | /* We can handle 16 bit unsigned values with an ori to | |
3958 | $zero. */ | |
67c0d1eb | 3959 | macro_build (ep, "ori", "t,r,i", reg, 0, BFD_RELOC_LO16); |
252b5132 RH |
3960 | return; |
3961 | } | |
256ab948 | 3962 | else if ((IS_SEXT_32BIT_NUM (ep->X_add_number))) |
252b5132 RH |
3963 | { |
3964 | /* 32 bit values require an lui. */ | |
67c0d1eb | 3965 | macro_build (ep, "lui", "t,u", reg, BFD_RELOC_HI16); |
252b5132 | 3966 | if ((ep->X_add_number & 0xffff) != 0) |
67c0d1eb | 3967 | macro_build (ep, "ori", "t,r,i", reg, reg, BFD_RELOC_LO16); |
252b5132 RH |
3968 | return; |
3969 | } | |
3970 | } | |
3971 | ||
3972 | /* The value is larger than 32 bits. */ | |
3973 | ||
2051e8c4 | 3974 | if (!dbl || HAVE_32BIT_GPRS) |
252b5132 | 3975 | { |
55e08f71 NC |
3976 | char value[32]; |
3977 | ||
3978 | sprintf_vma (value, ep->X_add_number); | |
20e1fcfd | 3979 | as_bad (_("Number (0x%s) larger than 32 bits"), value); |
67c0d1eb | 3980 | macro_build (ep, "addiu", "t,r,j", reg, 0, BFD_RELOC_LO16); |
252b5132 RH |
3981 | return; |
3982 | } | |
3983 | ||
3984 | if (ep->X_op != O_big) | |
3985 | { | |
3986 | hi32 = *ep; | |
3987 | hi32.X_add_number = (valueT) hi32.X_add_number >> 16; | |
3988 | hi32.X_add_number = (valueT) hi32.X_add_number >> 16; | |
3989 | hi32.X_add_number &= 0xffffffff; | |
3990 | lo32 = *ep; | |
3991 | lo32.X_add_number &= 0xffffffff; | |
3992 | } | |
3993 | else | |
3994 | { | |
3995 | assert (ep->X_add_number > 2); | |
3996 | if (ep->X_add_number == 3) | |
3997 | generic_bignum[3] = 0; | |
3998 | else if (ep->X_add_number > 4) | |
3999 | as_bad (_("Number larger than 64 bits")); | |
4000 | lo32.X_op = O_constant; | |
4001 | lo32.X_add_number = generic_bignum[0] + (generic_bignum[1] << 16); | |
4002 | hi32.X_op = O_constant; | |
4003 | hi32.X_add_number = generic_bignum[2] + (generic_bignum[3] << 16); | |
4004 | } | |
4005 | ||
4006 | if (hi32.X_add_number == 0) | |
4007 | freg = 0; | |
4008 | else | |
4009 | { | |
4010 | int shift, bit; | |
4011 | unsigned long hi, lo; | |
4012 | ||
956cd1d6 | 4013 | if (hi32.X_add_number == (offsetT) 0xffffffff) |
beae10d5 KH |
4014 | { |
4015 | if ((lo32.X_add_number & 0xffff8000) == 0xffff8000) | |
4016 | { | |
67c0d1eb | 4017 | macro_build (&lo32, "addiu", "t,r,j", reg, 0, BFD_RELOC_LO16); |
beae10d5 KH |
4018 | return; |
4019 | } | |
4020 | if (lo32.X_add_number & 0x80000000) | |
4021 | { | |
67c0d1eb | 4022 | macro_build (&lo32, "lui", "t,u", reg, BFD_RELOC_HI16); |
252b5132 | 4023 | if (lo32.X_add_number & 0xffff) |
67c0d1eb | 4024 | macro_build (&lo32, "ori", "t,r,i", reg, reg, BFD_RELOC_LO16); |
beae10d5 KH |
4025 | return; |
4026 | } | |
4027 | } | |
252b5132 RH |
4028 | |
4029 | /* Check for 16bit shifted constant. We know that hi32 is | |
4030 | non-zero, so start the mask on the first bit of the hi32 | |
4031 | value. */ | |
4032 | shift = 17; | |
4033 | do | |
beae10d5 KH |
4034 | { |
4035 | unsigned long himask, lomask; | |
4036 | ||
4037 | if (shift < 32) | |
4038 | { | |
4039 | himask = 0xffff >> (32 - shift); | |
4040 | lomask = (0xffff << shift) & 0xffffffff; | |
4041 | } | |
4042 | else | |
4043 | { | |
4044 | himask = 0xffff << (shift - 32); | |
4045 | lomask = 0; | |
4046 | } | |
4047 | if ((hi32.X_add_number & ~(offsetT) himask) == 0 | |
4048 | && (lo32.X_add_number & ~(offsetT) lomask) == 0) | |
4049 | { | |
4050 | expressionS tmp; | |
4051 | ||
4052 | tmp.X_op = O_constant; | |
4053 | if (shift < 32) | |
4054 | tmp.X_add_number = ((hi32.X_add_number << (32 - shift)) | |
4055 | | (lo32.X_add_number >> shift)); | |
4056 | else | |
4057 | tmp.X_add_number = hi32.X_add_number >> (shift - 32); | |
67c0d1eb RS |
4058 | macro_build (&tmp, "ori", "t,r,i", reg, 0, BFD_RELOC_LO16); |
4059 | macro_build (NULL, (shift >= 32) ? "dsll32" : "dsll", "d,w,<", | |
4060 | reg, reg, (shift >= 32) ? shift - 32 : shift); | |
beae10d5 KH |
4061 | return; |
4062 | } | |
f9419b05 | 4063 | ++shift; |
beae10d5 KH |
4064 | } |
4065 | while (shift <= (64 - 16)); | |
252b5132 RH |
4066 | |
4067 | /* Find the bit number of the lowest one bit, and store the | |
4068 | shifted value in hi/lo. */ | |
4069 | hi = (unsigned long) (hi32.X_add_number & 0xffffffff); | |
4070 | lo = (unsigned long) (lo32.X_add_number & 0xffffffff); | |
4071 | if (lo != 0) | |
4072 | { | |
4073 | bit = 0; | |
4074 | while ((lo & 1) == 0) | |
4075 | { | |
4076 | lo >>= 1; | |
4077 | ++bit; | |
4078 | } | |
4079 | lo |= (hi & (((unsigned long) 1 << bit) - 1)) << (32 - bit); | |
4080 | hi >>= bit; | |
4081 | } | |
4082 | else | |
4083 | { | |
4084 | bit = 32; | |
4085 | while ((hi & 1) == 0) | |
4086 | { | |
4087 | hi >>= 1; | |
4088 | ++bit; | |
4089 | } | |
4090 | lo = hi; | |
4091 | hi = 0; | |
4092 | } | |
4093 | ||
4094 | /* Optimize if the shifted value is a (power of 2) - 1. */ | |
4095 | if ((hi == 0 && ((lo + 1) & lo) == 0) | |
4096 | || (lo == 0xffffffff && ((hi + 1) & hi) == 0)) | |
beae10d5 KH |
4097 | { |
4098 | shift = COUNT_TOP_ZEROES ((unsigned int) hi32.X_add_number); | |
252b5132 | 4099 | if (shift != 0) |
beae10d5 | 4100 | { |
252b5132 RH |
4101 | expressionS tmp; |
4102 | ||
4103 | /* This instruction will set the register to be all | |
4104 | ones. */ | |
beae10d5 KH |
4105 | tmp.X_op = O_constant; |
4106 | tmp.X_add_number = (offsetT) -1; | |
67c0d1eb | 4107 | macro_build (&tmp, "addiu", "t,r,j", reg, 0, BFD_RELOC_LO16); |
beae10d5 KH |
4108 | if (bit != 0) |
4109 | { | |
4110 | bit += shift; | |
67c0d1eb RS |
4111 | macro_build (NULL, (bit >= 32) ? "dsll32" : "dsll", "d,w,<", |
4112 | reg, reg, (bit >= 32) ? bit - 32 : bit); | |
beae10d5 | 4113 | } |
67c0d1eb RS |
4114 | macro_build (NULL, (shift >= 32) ? "dsrl32" : "dsrl", "d,w,<", |
4115 | reg, reg, (shift >= 32) ? shift - 32 : shift); | |
beae10d5 KH |
4116 | return; |
4117 | } | |
4118 | } | |
252b5132 RH |
4119 | |
4120 | /* Sign extend hi32 before calling load_register, because we can | |
4121 | generally get better code when we load a sign extended value. */ | |
4122 | if ((hi32.X_add_number & 0x80000000) != 0) | |
beae10d5 | 4123 | hi32.X_add_number |= ~(offsetT) 0xffffffff; |
67c0d1eb | 4124 | load_register (reg, &hi32, 0); |
252b5132 RH |
4125 | freg = reg; |
4126 | } | |
4127 | if ((lo32.X_add_number & 0xffff0000) == 0) | |
4128 | { | |
4129 | if (freg != 0) | |
4130 | { | |
67c0d1eb | 4131 | macro_build (NULL, "dsll32", "d,w,<", reg, freg, 0); |
252b5132 RH |
4132 | freg = reg; |
4133 | } | |
4134 | } | |
4135 | else | |
4136 | { | |
4137 | expressionS mid16; | |
4138 | ||
956cd1d6 | 4139 | if ((freg == 0) && (lo32.X_add_number == (offsetT) 0xffffffff)) |
beae10d5 | 4140 | { |
67c0d1eb RS |
4141 | macro_build (&lo32, "lui", "t,u", reg, BFD_RELOC_HI16); |
4142 | macro_build (NULL, "dsrl32", "d,w,<", reg, reg, 0); | |
beae10d5 KH |
4143 | return; |
4144 | } | |
252b5132 RH |
4145 | |
4146 | if (freg != 0) | |
4147 | { | |
67c0d1eb | 4148 | macro_build (NULL, "dsll", "d,w,<", reg, freg, 16); |
252b5132 RH |
4149 | freg = reg; |
4150 | } | |
4151 | mid16 = lo32; | |
4152 | mid16.X_add_number >>= 16; | |
67c0d1eb RS |
4153 | macro_build (&mid16, "ori", "t,r,i", reg, freg, BFD_RELOC_LO16); |
4154 | macro_build (NULL, "dsll", "d,w,<", reg, reg, 16); | |
252b5132 RH |
4155 | freg = reg; |
4156 | } | |
4157 | if ((lo32.X_add_number & 0xffff) != 0) | |
67c0d1eb | 4158 | macro_build (&lo32, "ori", "t,r,i", reg, freg, BFD_RELOC_LO16); |
252b5132 RH |
4159 | } |
4160 | ||
269137b2 TS |
4161 | static inline void |
4162 | load_delay_nop (void) | |
4163 | { | |
4164 | if (!gpr_interlocks) | |
4165 | macro_build (NULL, "nop", ""); | |
4166 | } | |
4167 | ||
252b5132 RH |
4168 | /* Load an address into a register. */ |
4169 | ||
4170 | static void | |
67c0d1eb | 4171 | load_address (int reg, expressionS *ep, int *used_at) |
252b5132 | 4172 | { |
252b5132 RH |
4173 | if (ep->X_op != O_constant |
4174 | && ep->X_op != O_symbol) | |
4175 | { | |
4176 | as_bad (_("expression too complex")); | |
4177 | ep->X_op = O_constant; | |
4178 | } | |
4179 | ||
4180 | if (ep->X_op == O_constant) | |
4181 | { | |
67c0d1eb | 4182 | load_register (reg, ep, HAVE_64BIT_ADDRESSES); |
252b5132 RH |
4183 | return; |
4184 | } | |
4185 | ||
4186 | if (mips_pic == NO_PIC) | |
4187 | { | |
4188 | /* If this is a reference to a GP relative symbol, we want | |
cdf6fd85 | 4189 | addiu $reg,$gp,<sym> (BFD_RELOC_GPREL16) |
252b5132 RH |
4190 | Otherwise we want |
4191 | lui $reg,<sym> (BFD_RELOC_HI16_S) | |
4192 | addiu $reg,$reg,<sym> (BFD_RELOC_LO16) | |
d6bc6245 | 4193 | If we have an addend, we always use the latter form. |
76b3015f | 4194 | |
d6bc6245 TS |
4195 | With 64bit address space and a usable $at we want |
4196 | lui $reg,<sym> (BFD_RELOC_MIPS_HIGHEST) | |
4197 | lui $at,<sym> (BFD_RELOC_HI16_S) | |
4198 | daddiu $reg,<sym> (BFD_RELOC_MIPS_HIGHER) | |
4199 | daddiu $at,<sym> (BFD_RELOC_LO16) | |
4200 | dsll32 $reg,0 | |
3a482fd5 | 4201 | daddu $reg,$reg,$at |
76b3015f | 4202 | |
c03099e6 | 4203 | If $at is already in use, we use a path which is suboptimal |
d6bc6245 TS |
4204 | on superscalar processors. |
4205 | lui $reg,<sym> (BFD_RELOC_MIPS_HIGHEST) | |
4206 | daddiu $reg,<sym> (BFD_RELOC_MIPS_HIGHER) | |
4207 | dsll $reg,16 | |
4208 | daddiu $reg,<sym> (BFD_RELOC_HI16_S) | |
4209 | dsll $reg,16 | |
4210 | daddiu $reg,<sym> (BFD_RELOC_LO16) | |
6caf9ef4 TS |
4211 | |
4212 | For GP relative symbols in 64bit address space we can use | |
4213 | the same sequence as in 32bit address space. */ | |
aed1a261 | 4214 | if (HAVE_64BIT_SYMBOLS) |
d6bc6245 | 4215 | { |
6caf9ef4 TS |
4216 | if ((valueT) ep->X_add_number <= MAX_GPREL_OFFSET |
4217 | && !nopic_need_relax (ep->X_add_symbol, 1)) | |
4218 | { | |
4219 | relax_start (ep->X_add_symbol); | |
4220 | macro_build (ep, ADDRESS_ADDI_INSN, "t,r,j", reg, | |
4221 | mips_gp_register, BFD_RELOC_GPREL16); | |
4222 | relax_switch (); | |
4223 | } | |
d6bc6245 | 4224 | |
b8285c27 | 4225 | if (*used_at == 0 && !mips_opts.noat) |
d6bc6245 | 4226 | { |
67c0d1eb RS |
4227 | macro_build (ep, "lui", "t,u", reg, BFD_RELOC_MIPS_HIGHEST); |
4228 | macro_build (ep, "lui", "t,u", AT, BFD_RELOC_HI16_S); | |
4229 | macro_build (ep, "daddiu", "t,r,j", reg, reg, | |
4230 | BFD_RELOC_MIPS_HIGHER); | |
4231 | macro_build (ep, "daddiu", "t,r,j", AT, AT, BFD_RELOC_LO16); | |
4232 | macro_build (NULL, "dsll32", "d,w,<", reg, reg, 0); | |
4233 | macro_build (NULL, "daddu", "d,v,t", reg, reg, AT); | |
d6bc6245 TS |
4234 | *used_at = 1; |
4235 | } | |
4236 | else | |
4237 | { | |
67c0d1eb RS |
4238 | macro_build (ep, "lui", "t,u", reg, BFD_RELOC_MIPS_HIGHEST); |
4239 | macro_build (ep, "daddiu", "t,r,j", reg, reg, | |
4240 | BFD_RELOC_MIPS_HIGHER); | |
4241 | macro_build (NULL, "dsll", "d,w,<", reg, reg, 16); | |
4242 | macro_build (ep, "daddiu", "t,r,j", reg, reg, BFD_RELOC_HI16_S); | |
4243 | macro_build (NULL, "dsll", "d,w,<", reg, reg, 16); | |
4244 | macro_build (ep, "daddiu", "t,r,j", reg, reg, BFD_RELOC_LO16); | |
d6bc6245 | 4245 | } |
6caf9ef4 TS |
4246 | |
4247 | if (mips_relax.sequence) | |
4248 | relax_end (); | |
d6bc6245 | 4249 | } |
252b5132 RH |
4250 | else |
4251 | { | |
d6bc6245 | 4252 | if ((valueT) ep->X_add_number <= MAX_GPREL_OFFSET |
6caf9ef4 | 4253 | && !nopic_need_relax (ep->X_add_symbol, 1)) |
d6bc6245 | 4254 | { |
4d7206a2 | 4255 | relax_start (ep->X_add_symbol); |
67c0d1eb | 4256 | macro_build (ep, ADDRESS_ADDI_INSN, "t,r,j", reg, |
17a2f251 | 4257 | mips_gp_register, BFD_RELOC_GPREL16); |
4d7206a2 | 4258 | relax_switch (); |
d6bc6245 | 4259 | } |
67c0d1eb RS |
4260 | macro_build_lui (ep, reg); |
4261 | macro_build (ep, ADDRESS_ADDI_INSN, "t,r,j", | |
4262 | reg, reg, BFD_RELOC_LO16); | |
4d7206a2 RS |
4263 | if (mips_relax.sequence) |
4264 | relax_end (); | |
d6bc6245 | 4265 | } |
252b5132 | 4266 | } |
0a44bf69 | 4267 | else if (!mips_big_got) |
252b5132 RH |
4268 | { |
4269 | expressionS ex; | |
4270 | ||
4271 | /* If this is a reference to an external symbol, we want | |
4272 | lw $reg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
4273 | Otherwise we want | |
4274 | lw $reg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
4275 | nop | |
4276 | addiu $reg,$reg,<sym> (BFD_RELOC_LO16) | |
f5040a92 AO |
4277 | If there is a constant, it must be added in after. |
4278 | ||
ed6fb7bd | 4279 | If we have NewABI, we want |
f5040a92 AO |
4280 | lw $reg,<sym+cst>($gp) (BFD_RELOC_MIPS_GOT_DISP) |
4281 | unless we're referencing a global symbol with a non-zero | |
4282 | offset, in which case cst must be added separately. */ | |
ed6fb7bd SC |
4283 | if (HAVE_NEWABI) |
4284 | { | |
f5040a92 AO |
4285 | if (ep->X_add_number) |
4286 | { | |
4d7206a2 | 4287 | ex.X_add_number = ep->X_add_number; |
f5040a92 | 4288 | ep->X_add_number = 0; |
4d7206a2 | 4289 | relax_start (ep->X_add_symbol); |
67c0d1eb RS |
4290 | macro_build (ep, ADDRESS_LOAD_INSN, "t,o(b)", reg, |
4291 | BFD_RELOC_MIPS_GOT_DISP, mips_gp_register); | |
f5040a92 AO |
4292 | if (ex.X_add_number < -0x8000 || ex.X_add_number >= 0x8000) |
4293 | as_bad (_("PIC code offset overflow (max 16 signed bits)")); | |
4294 | ex.X_op = O_constant; | |
67c0d1eb | 4295 | macro_build (&ex, ADDRESS_ADDI_INSN, "t,r,j", |
17a2f251 | 4296 | reg, reg, BFD_RELOC_LO16); |
f5040a92 | 4297 | ep->X_add_number = ex.X_add_number; |
4d7206a2 | 4298 | relax_switch (); |
f5040a92 | 4299 | } |
67c0d1eb | 4300 | macro_build (ep, ADDRESS_LOAD_INSN, "t,o(b)", reg, |
17a2f251 | 4301 | BFD_RELOC_MIPS_GOT_DISP, mips_gp_register); |
4d7206a2 RS |
4302 | if (mips_relax.sequence) |
4303 | relax_end (); | |
ed6fb7bd SC |
4304 | } |
4305 | else | |
4306 | { | |
f5040a92 AO |
4307 | ex.X_add_number = ep->X_add_number; |
4308 | ep->X_add_number = 0; | |
67c0d1eb RS |
4309 | macro_build (ep, ADDRESS_LOAD_INSN, "t,o(b)", reg, |
4310 | BFD_RELOC_MIPS_GOT16, mips_gp_register); | |
269137b2 | 4311 | load_delay_nop (); |
4d7206a2 RS |
4312 | relax_start (ep->X_add_symbol); |
4313 | relax_switch (); | |
67c0d1eb | 4314 | macro_build (ep, ADDRESS_ADDI_INSN, "t,r,j", reg, reg, |
17a2f251 | 4315 | BFD_RELOC_LO16); |
4d7206a2 | 4316 | relax_end (); |
ed6fb7bd | 4317 | |
f5040a92 AO |
4318 | if (ex.X_add_number != 0) |
4319 | { | |
4320 | if (ex.X_add_number < -0x8000 || ex.X_add_number >= 0x8000) | |
4321 | as_bad (_("PIC code offset overflow (max 16 signed bits)")); | |
4322 | ex.X_op = O_constant; | |
67c0d1eb | 4323 | macro_build (&ex, ADDRESS_ADDI_INSN, "t,r,j", |
17a2f251 | 4324 | reg, reg, BFD_RELOC_LO16); |
f5040a92 | 4325 | } |
252b5132 RH |
4326 | } |
4327 | } | |
0a44bf69 | 4328 | else if (mips_big_got) |
252b5132 RH |
4329 | { |
4330 | expressionS ex; | |
252b5132 RH |
4331 | |
4332 | /* This is the large GOT case. If this is a reference to an | |
4333 | external symbol, we want | |
4334 | lui $reg,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
4335 | addu $reg,$reg,$gp | |
4336 | lw $reg,<sym>($reg) (BFD_RELOC_MIPS_GOT_LO16) | |
f5040a92 AO |
4337 | |
4338 | Otherwise, for a reference to a local symbol in old ABI, we want | |
252b5132 RH |
4339 | lw $reg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) |
4340 | nop | |
4341 | addiu $reg,$reg,<sym> (BFD_RELOC_LO16) | |
684022ea | 4342 | If there is a constant, it must be added in after. |
f5040a92 AO |
4343 | |
4344 | In the NewABI, for local symbols, with or without offsets, we want: | |
438c16b8 TS |
4345 | lw $reg,<sym>($gp) (BFD_RELOC_MIPS_GOT_PAGE) |
4346 | addiu $reg,$reg,<sym> (BFD_RELOC_MIPS_GOT_OFST) | |
f5040a92 | 4347 | */ |
438c16b8 TS |
4348 | if (HAVE_NEWABI) |
4349 | { | |
4d7206a2 | 4350 | ex.X_add_number = ep->X_add_number; |
f5040a92 | 4351 | ep->X_add_number = 0; |
4d7206a2 | 4352 | relax_start (ep->X_add_symbol); |
67c0d1eb RS |
4353 | macro_build (ep, "lui", "t,u", reg, BFD_RELOC_MIPS_GOT_HI16); |
4354 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", | |
4355 | reg, reg, mips_gp_register); | |
4356 | macro_build (ep, ADDRESS_LOAD_INSN, "t,o(b)", | |
4357 | reg, BFD_RELOC_MIPS_GOT_LO16, reg); | |
f5040a92 AO |
4358 | if (ex.X_add_number < -0x8000 || ex.X_add_number >= 0x8000) |
4359 | as_bad (_("PIC code offset overflow (max 16 signed bits)")); | |
4360 | else if (ex.X_add_number) | |
4361 | { | |
4362 | ex.X_op = O_constant; | |
67c0d1eb RS |
4363 | macro_build (&ex, ADDRESS_ADDI_INSN, "t,r,j", reg, reg, |
4364 | BFD_RELOC_LO16); | |
f5040a92 AO |
4365 | } |
4366 | ||
4367 | ep->X_add_number = ex.X_add_number; | |
4d7206a2 | 4368 | relax_switch (); |
67c0d1eb | 4369 | macro_build (ep, ADDRESS_LOAD_INSN, "t,o(b)", reg, |
17a2f251 | 4370 | BFD_RELOC_MIPS_GOT_PAGE, mips_gp_register); |
67c0d1eb RS |
4371 | macro_build (ep, ADDRESS_ADDI_INSN, "t,r,j", reg, reg, |
4372 | BFD_RELOC_MIPS_GOT_OFST); | |
4d7206a2 | 4373 | relax_end (); |
438c16b8 | 4374 | } |
252b5132 | 4375 | else |
438c16b8 | 4376 | { |
f5040a92 AO |
4377 | ex.X_add_number = ep->X_add_number; |
4378 | ep->X_add_number = 0; | |
4d7206a2 | 4379 | relax_start (ep->X_add_symbol); |
67c0d1eb RS |
4380 | macro_build (ep, "lui", "t,u", reg, BFD_RELOC_MIPS_GOT_HI16); |
4381 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", | |
4382 | reg, reg, mips_gp_register); | |
4383 | macro_build (ep, ADDRESS_LOAD_INSN, "t,o(b)", | |
4384 | reg, BFD_RELOC_MIPS_GOT_LO16, reg); | |
4d7206a2 RS |
4385 | relax_switch (); |
4386 | if (reg_needs_delay (mips_gp_register)) | |
438c16b8 TS |
4387 | { |
4388 | /* We need a nop before loading from $gp. This special | |
4389 | check is required because the lui which starts the main | |
4390 | instruction stream does not refer to $gp, and so will not | |
4391 | insert the nop which may be required. */ | |
67c0d1eb | 4392 | macro_build (NULL, "nop", ""); |
438c16b8 | 4393 | } |
67c0d1eb | 4394 | macro_build (ep, ADDRESS_LOAD_INSN, "t,o(b)", reg, |
17a2f251 | 4395 | BFD_RELOC_MIPS_GOT16, mips_gp_register); |
269137b2 | 4396 | load_delay_nop (); |
67c0d1eb | 4397 | macro_build (ep, ADDRESS_ADDI_INSN, "t,r,j", reg, reg, |
17a2f251 | 4398 | BFD_RELOC_LO16); |
4d7206a2 | 4399 | relax_end (); |
438c16b8 | 4400 | |
f5040a92 AO |
4401 | if (ex.X_add_number != 0) |
4402 | { | |
4403 | if (ex.X_add_number < -0x8000 || ex.X_add_number >= 0x8000) | |
4404 | as_bad (_("PIC code offset overflow (max 16 signed bits)")); | |
4405 | ex.X_op = O_constant; | |
67c0d1eb RS |
4406 | macro_build (&ex, ADDRESS_ADDI_INSN, "t,r,j", reg, reg, |
4407 | BFD_RELOC_LO16); | |
f5040a92 | 4408 | } |
252b5132 RH |
4409 | } |
4410 | } | |
252b5132 RH |
4411 | else |
4412 | abort (); | |
8fc2e39e TS |
4413 | |
4414 | if (mips_opts.noat && *used_at == 1) | |
4415 | as_bad (_("Macro used $at after \".set noat\"")); | |
252b5132 RH |
4416 | } |
4417 | ||
ea1fb5dc RS |
4418 | /* Move the contents of register SOURCE into register DEST. */ |
4419 | ||
4420 | static void | |
67c0d1eb | 4421 | move_register (int dest, int source) |
ea1fb5dc | 4422 | { |
67c0d1eb RS |
4423 | macro_build (NULL, HAVE_32BIT_GPRS ? "addu" : "daddu", "d,v,t", |
4424 | dest, source, 0); | |
ea1fb5dc RS |
4425 | } |
4426 | ||
4d7206a2 | 4427 | /* Emit an SVR4 PIC sequence to load address LOCAL into DEST, where |
f6a22291 MR |
4428 | LOCAL is the sum of a symbol and a 16-bit or 32-bit displacement. |
4429 | The two alternatives are: | |
4d7206a2 RS |
4430 | |
4431 | Global symbol Local sybmol | |
4432 | ------------- ------------ | |
4433 | lw DEST,%got(SYMBOL) lw DEST,%got(SYMBOL + OFFSET) | |
4434 | ... ... | |
4435 | addiu DEST,DEST,OFFSET addiu DEST,DEST,%lo(SYMBOL + OFFSET) | |
4436 | ||
4437 | load_got_offset emits the first instruction and add_got_offset | |
f6a22291 MR |
4438 | emits the second for a 16-bit offset or add_got_offset_hilo emits |
4439 | a sequence to add a 32-bit offset using a scratch register. */ | |
4d7206a2 RS |
4440 | |
4441 | static void | |
67c0d1eb | 4442 | load_got_offset (int dest, expressionS *local) |
4d7206a2 RS |
4443 | { |
4444 | expressionS global; | |
4445 | ||
4446 | global = *local; | |
4447 | global.X_add_number = 0; | |
4448 | ||
4449 | relax_start (local->X_add_symbol); | |
67c0d1eb RS |
4450 | macro_build (&global, ADDRESS_LOAD_INSN, "t,o(b)", dest, |
4451 | BFD_RELOC_MIPS_GOT16, mips_gp_register); | |
4d7206a2 | 4452 | relax_switch (); |
67c0d1eb RS |
4453 | macro_build (local, ADDRESS_LOAD_INSN, "t,o(b)", dest, |
4454 | BFD_RELOC_MIPS_GOT16, mips_gp_register); | |
4d7206a2 RS |
4455 | relax_end (); |
4456 | } | |
4457 | ||
4458 | static void | |
67c0d1eb | 4459 | add_got_offset (int dest, expressionS *local) |
4d7206a2 RS |
4460 | { |
4461 | expressionS global; | |
4462 | ||
4463 | global.X_op = O_constant; | |
4464 | global.X_op_symbol = NULL; | |
4465 | global.X_add_symbol = NULL; | |
4466 | global.X_add_number = local->X_add_number; | |
4467 | ||
4468 | relax_start (local->X_add_symbol); | |
67c0d1eb | 4469 | macro_build (&global, ADDRESS_ADDI_INSN, "t,r,j", |
4d7206a2 RS |
4470 | dest, dest, BFD_RELOC_LO16); |
4471 | relax_switch (); | |
67c0d1eb | 4472 | macro_build (local, ADDRESS_ADDI_INSN, "t,r,j", dest, dest, BFD_RELOC_LO16); |
4d7206a2 RS |
4473 | relax_end (); |
4474 | } | |
4475 | ||
f6a22291 MR |
4476 | static void |
4477 | add_got_offset_hilo (int dest, expressionS *local, int tmp) | |
4478 | { | |
4479 | expressionS global; | |
4480 | int hold_mips_optimize; | |
4481 | ||
4482 | global.X_op = O_constant; | |
4483 | global.X_op_symbol = NULL; | |
4484 | global.X_add_symbol = NULL; | |
4485 | global.X_add_number = local->X_add_number; | |
4486 | ||
4487 | relax_start (local->X_add_symbol); | |
4488 | load_register (tmp, &global, HAVE_64BIT_ADDRESSES); | |
4489 | relax_switch (); | |
4490 | /* Set mips_optimize around the lui instruction to avoid | |
4491 | inserting an unnecessary nop after the lw. */ | |
4492 | hold_mips_optimize = mips_optimize; | |
4493 | mips_optimize = 2; | |
4494 | macro_build_lui (&global, tmp); | |
4495 | mips_optimize = hold_mips_optimize; | |
4496 | macro_build (local, ADDRESS_ADDI_INSN, "t,r,j", tmp, tmp, BFD_RELOC_LO16); | |
4497 | relax_end (); | |
4498 | ||
4499 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", dest, dest, tmp); | |
4500 | } | |
4501 | ||
252b5132 RH |
4502 | /* |
4503 | * Build macros | |
4504 | * This routine implements the seemingly endless macro or synthesized | |
4505 | * instructions and addressing modes in the mips assembly language. Many | |
4506 | * of these macros are simple and are similar to each other. These could | |
67c1ffbe | 4507 | * probably be handled by some kind of table or grammar approach instead of |
252b5132 RH |
4508 | * this verbose method. Others are not simple macros but are more like |
4509 | * optimizing code generation. | |
4510 | * One interesting optimization is when several store macros appear | |
67c1ffbe | 4511 | * consecutively that would load AT with the upper half of the same address. |
252b5132 RH |
4512 | * The ensuing load upper instructions are ommited. This implies some kind |
4513 | * of global optimization. We currently only optimize within a single macro. | |
4514 | * For many of the load and store macros if the address is specified as a | |
4515 | * constant expression in the first 64k of memory (ie ld $2,0x4000c) we | |
4516 | * first load register 'at' with zero and use it as the base register. The | |
4517 | * mips assembler simply uses register $zero. Just one tiny optimization | |
4518 | * we're missing. | |
4519 | */ | |
4520 | static void | |
17a2f251 | 4521 | macro (struct mips_cl_insn *ip) |
252b5132 | 4522 | { |
3994f87e | 4523 | int treg, sreg, dreg, breg; |
252b5132 RH |
4524 | int tempreg; |
4525 | int mask; | |
43841e91 | 4526 | int used_at = 0; |
252b5132 RH |
4527 | expressionS expr1; |
4528 | const char *s; | |
4529 | const char *s2; | |
4530 | const char *fmt; | |
4531 | int likely = 0; | |
4532 | int dbl = 0; | |
4533 | int coproc = 0; | |
4534 | int lr = 0; | |
4535 | int imm = 0; | |
1abe91b1 | 4536 | int call = 0; |
252b5132 | 4537 | int off; |
67c0d1eb | 4538 | offsetT maxnum; |
252b5132 | 4539 | bfd_reloc_code_real_type r; |
252b5132 RH |
4540 | int hold_mips_optimize; |
4541 | ||
4542 | assert (! mips_opts.mips16); | |
4543 | ||
4544 | treg = (ip->insn_opcode >> 16) & 0x1f; | |
4545 | dreg = (ip->insn_opcode >> 11) & 0x1f; | |
4546 | sreg = breg = (ip->insn_opcode >> 21) & 0x1f; | |
4547 | mask = ip->insn_mo->mask; | |
4548 | ||
4549 | expr1.X_op = O_constant; | |
4550 | expr1.X_op_symbol = NULL; | |
4551 | expr1.X_add_symbol = NULL; | |
4552 | expr1.X_add_number = 1; | |
4553 | ||
4554 | switch (mask) | |
4555 | { | |
4556 | case M_DABS: | |
4557 | dbl = 1; | |
4558 | case M_ABS: | |
4559 | /* bgez $a0,.+12 | |
4560 | move v0,$a0 | |
4561 | sub v0,$zero,$a0 | |
4562 | */ | |
4563 | ||
7d10b47d | 4564 | start_noreorder (); |
252b5132 RH |
4565 | |
4566 | expr1.X_add_number = 8; | |
67c0d1eb | 4567 | macro_build (&expr1, "bgez", "s,p", sreg); |
252b5132 | 4568 | if (dreg == sreg) |
67c0d1eb | 4569 | macro_build (NULL, "nop", "", 0); |
252b5132 | 4570 | else |
67c0d1eb RS |
4571 | move_register (dreg, sreg); |
4572 | macro_build (NULL, dbl ? "dsub" : "sub", "d,v,t", dreg, 0, sreg); | |
252b5132 | 4573 | |
7d10b47d | 4574 | end_noreorder (); |
8fc2e39e | 4575 | break; |
252b5132 RH |
4576 | |
4577 | case M_ADD_I: | |
4578 | s = "addi"; | |
4579 | s2 = "add"; | |
4580 | goto do_addi; | |
4581 | case M_ADDU_I: | |
4582 | s = "addiu"; | |
4583 | s2 = "addu"; | |
4584 | goto do_addi; | |
4585 | case M_DADD_I: | |
4586 | dbl = 1; | |
4587 | s = "daddi"; | |
4588 | s2 = "dadd"; | |
4589 | goto do_addi; | |
4590 | case M_DADDU_I: | |
4591 | dbl = 1; | |
4592 | s = "daddiu"; | |
4593 | s2 = "daddu"; | |
4594 | do_addi: | |
4595 | if (imm_expr.X_op == O_constant | |
4596 | && imm_expr.X_add_number >= -0x8000 | |
4597 | && imm_expr.X_add_number < 0x8000) | |
4598 | { | |
67c0d1eb | 4599 | macro_build (&imm_expr, s, "t,r,j", treg, sreg, BFD_RELOC_LO16); |
8fc2e39e | 4600 | break; |
252b5132 | 4601 | } |
8fc2e39e | 4602 | used_at = 1; |
67c0d1eb RS |
4603 | load_register (AT, &imm_expr, dbl); |
4604 | macro_build (NULL, s2, "d,v,t", treg, sreg, AT); | |
252b5132 RH |
4605 | break; |
4606 | ||
4607 | case M_AND_I: | |
4608 | s = "andi"; | |
4609 | s2 = "and"; | |
4610 | goto do_bit; | |
4611 | case M_OR_I: | |
4612 | s = "ori"; | |
4613 | s2 = "or"; | |
4614 | goto do_bit; | |
4615 | case M_NOR_I: | |
4616 | s = ""; | |
4617 | s2 = "nor"; | |
4618 | goto do_bit; | |
4619 | case M_XOR_I: | |
4620 | s = "xori"; | |
4621 | s2 = "xor"; | |
4622 | do_bit: | |
4623 | if (imm_expr.X_op == O_constant | |
4624 | && imm_expr.X_add_number >= 0 | |
4625 | && imm_expr.X_add_number < 0x10000) | |
4626 | { | |
4627 | if (mask != M_NOR_I) | |
67c0d1eb | 4628 | macro_build (&imm_expr, s, "t,r,i", treg, sreg, BFD_RELOC_LO16); |
252b5132 RH |
4629 | else |
4630 | { | |
67c0d1eb RS |
4631 | macro_build (&imm_expr, "ori", "t,r,i", |
4632 | treg, sreg, BFD_RELOC_LO16); | |
4633 | macro_build (NULL, "nor", "d,v,t", treg, treg, 0); | |
252b5132 | 4634 | } |
8fc2e39e | 4635 | break; |
252b5132 RH |
4636 | } |
4637 | ||
8fc2e39e | 4638 | used_at = 1; |
67c0d1eb RS |
4639 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
4640 | macro_build (NULL, s2, "d,v,t", treg, sreg, AT); | |
252b5132 RH |
4641 | break; |
4642 | ||
8b082fb1 TS |
4643 | case M_BALIGN: |
4644 | switch (imm_expr.X_add_number) | |
4645 | { | |
4646 | case 0: | |
4647 | macro_build (NULL, "nop", ""); | |
4648 | break; | |
4649 | case 2: | |
4650 | macro_build (NULL, "packrl.ph", "d,s,t", treg, treg, sreg); | |
4651 | break; | |
4652 | default: | |
4653 | macro_build (NULL, "balign", "t,s,2", treg, sreg, | |
4654 | (int)imm_expr.X_add_number); | |
4655 | break; | |
4656 | } | |
4657 | break; | |
4658 | ||
252b5132 RH |
4659 | case M_BEQ_I: |
4660 | s = "beq"; | |
4661 | goto beq_i; | |
4662 | case M_BEQL_I: | |
4663 | s = "beql"; | |
4664 | likely = 1; | |
4665 | goto beq_i; | |
4666 | case M_BNE_I: | |
4667 | s = "bne"; | |
4668 | goto beq_i; | |
4669 | case M_BNEL_I: | |
4670 | s = "bnel"; | |
4671 | likely = 1; | |
4672 | beq_i: | |
4673 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 0) | |
4674 | { | |
67c0d1eb | 4675 | macro_build (&offset_expr, s, "s,t,p", sreg, 0); |
8fc2e39e | 4676 | break; |
252b5132 | 4677 | } |
8fc2e39e | 4678 | used_at = 1; |
67c0d1eb RS |
4679 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
4680 | macro_build (&offset_expr, s, "s,t,p", sreg, AT); | |
252b5132 RH |
4681 | break; |
4682 | ||
4683 | case M_BGEL: | |
4684 | likely = 1; | |
4685 | case M_BGE: | |
4686 | if (treg == 0) | |
4687 | { | |
67c0d1eb | 4688 | macro_build (&offset_expr, likely ? "bgezl" : "bgez", "s,p", sreg); |
8fc2e39e | 4689 | break; |
252b5132 RH |
4690 | } |
4691 | if (sreg == 0) | |
4692 | { | |
67c0d1eb | 4693 | macro_build (&offset_expr, likely ? "blezl" : "blez", "s,p", treg); |
8fc2e39e | 4694 | break; |
252b5132 | 4695 | } |
8fc2e39e | 4696 | used_at = 1; |
67c0d1eb RS |
4697 | macro_build (NULL, "slt", "d,v,t", AT, sreg, treg); |
4698 | macro_build (&offset_expr, likely ? "beql" : "beq", "s,t,p", AT, 0); | |
252b5132 RH |
4699 | break; |
4700 | ||
4701 | case M_BGTL_I: | |
4702 | likely = 1; | |
4703 | case M_BGT_I: | |
4704 | /* check for > max integer */ | |
4705 | maxnum = 0x7fffffff; | |
ca4e0257 | 4706 | if (HAVE_64BIT_GPRS && sizeof (maxnum) > 4) |
252b5132 RH |
4707 | { |
4708 | maxnum <<= 16; | |
4709 | maxnum |= 0xffff; | |
4710 | maxnum <<= 16; | |
4711 | maxnum |= 0xffff; | |
4712 | } | |
4713 | if (imm_expr.X_op == O_constant | |
4714 | && imm_expr.X_add_number >= maxnum | |
ca4e0257 | 4715 | && (HAVE_32BIT_GPRS || sizeof (maxnum) > 4)) |
252b5132 RH |
4716 | { |
4717 | do_false: | |
4718 | /* result is always false */ | |
4719 | if (! likely) | |
67c0d1eb | 4720 | macro_build (NULL, "nop", "", 0); |
252b5132 | 4721 | else |
67c0d1eb | 4722 | macro_build (&offset_expr, "bnel", "s,t,p", 0, 0); |
8fc2e39e | 4723 | break; |
252b5132 RH |
4724 | } |
4725 | if (imm_expr.X_op != O_constant) | |
4726 | as_bad (_("Unsupported large constant")); | |
f9419b05 | 4727 | ++imm_expr.X_add_number; |
252b5132 RH |
4728 | /* FALLTHROUGH */ |
4729 | case M_BGE_I: | |
4730 | case M_BGEL_I: | |
4731 | if (mask == M_BGEL_I) | |
4732 | likely = 1; | |
4733 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 0) | |
4734 | { | |
67c0d1eb | 4735 | macro_build (&offset_expr, likely ? "bgezl" : "bgez", "s,p", sreg); |
8fc2e39e | 4736 | break; |
252b5132 RH |
4737 | } |
4738 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 1) | |
4739 | { | |
67c0d1eb | 4740 | macro_build (&offset_expr, likely ? "bgtzl" : "bgtz", "s,p", sreg); |
8fc2e39e | 4741 | break; |
252b5132 RH |
4742 | } |
4743 | maxnum = 0x7fffffff; | |
ca4e0257 | 4744 | if (HAVE_64BIT_GPRS && sizeof (maxnum) > 4) |
252b5132 RH |
4745 | { |
4746 | maxnum <<= 16; | |
4747 | maxnum |= 0xffff; | |
4748 | maxnum <<= 16; | |
4749 | maxnum |= 0xffff; | |
4750 | } | |
4751 | maxnum = - maxnum - 1; | |
4752 | if (imm_expr.X_op == O_constant | |
4753 | && imm_expr.X_add_number <= maxnum | |
ca4e0257 | 4754 | && (HAVE_32BIT_GPRS || sizeof (maxnum) > 4)) |
252b5132 RH |
4755 | { |
4756 | do_true: | |
4757 | /* result is always true */ | |
4758 | as_warn (_("Branch %s is always true"), ip->insn_mo->name); | |
67c0d1eb | 4759 | macro_build (&offset_expr, "b", "p"); |
8fc2e39e | 4760 | break; |
252b5132 | 4761 | } |
8fc2e39e | 4762 | used_at = 1; |
67c0d1eb RS |
4763 | set_at (sreg, 0); |
4764 | macro_build (&offset_expr, likely ? "beql" : "beq", "s,t,p", AT, 0); | |
252b5132 RH |
4765 | break; |
4766 | ||
4767 | case M_BGEUL: | |
4768 | likely = 1; | |
4769 | case M_BGEU: | |
4770 | if (treg == 0) | |
4771 | goto do_true; | |
4772 | if (sreg == 0) | |
4773 | { | |
67c0d1eb | 4774 | macro_build (&offset_expr, likely ? "beql" : "beq", |
17a2f251 | 4775 | "s,t,p", 0, treg); |
8fc2e39e | 4776 | break; |
252b5132 | 4777 | } |
8fc2e39e | 4778 | used_at = 1; |
67c0d1eb RS |
4779 | macro_build (NULL, "sltu", "d,v,t", AT, sreg, treg); |
4780 | macro_build (&offset_expr, likely ? "beql" : "beq", "s,t,p", AT, 0); | |
252b5132 RH |
4781 | break; |
4782 | ||
4783 | case M_BGTUL_I: | |
4784 | likely = 1; | |
4785 | case M_BGTU_I: | |
4786 | if (sreg == 0 | |
ca4e0257 | 4787 | || (HAVE_32BIT_GPRS |
252b5132 | 4788 | && imm_expr.X_op == O_constant |
956cd1d6 | 4789 | && imm_expr.X_add_number == (offsetT) 0xffffffff)) |
252b5132 RH |
4790 | goto do_false; |
4791 | if (imm_expr.X_op != O_constant) | |
4792 | as_bad (_("Unsupported large constant")); | |
f9419b05 | 4793 | ++imm_expr.X_add_number; |
252b5132 RH |
4794 | /* FALLTHROUGH */ |
4795 | case M_BGEU_I: | |
4796 | case M_BGEUL_I: | |
4797 | if (mask == M_BGEUL_I) | |
4798 | likely = 1; | |
4799 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 0) | |
4800 | goto do_true; | |
4801 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 1) | |
4802 | { | |
67c0d1eb | 4803 | macro_build (&offset_expr, likely ? "bnel" : "bne", |
17a2f251 | 4804 | "s,t,p", sreg, 0); |
8fc2e39e | 4805 | break; |
252b5132 | 4806 | } |
8fc2e39e | 4807 | used_at = 1; |
67c0d1eb RS |
4808 | set_at (sreg, 1); |
4809 | macro_build (&offset_expr, likely ? "beql" : "beq", "s,t,p", AT, 0); | |
252b5132 RH |
4810 | break; |
4811 | ||
4812 | case M_BGTL: | |
4813 | likely = 1; | |
4814 | case M_BGT: | |
4815 | if (treg == 0) | |
4816 | { | |
67c0d1eb | 4817 | macro_build (&offset_expr, likely ? "bgtzl" : "bgtz", "s,p", sreg); |
8fc2e39e | 4818 | break; |
252b5132 RH |
4819 | } |
4820 | if (sreg == 0) | |
4821 | { | |
67c0d1eb | 4822 | macro_build (&offset_expr, likely ? "bltzl" : "bltz", "s,p", treg); |
8fc2e39e | 4823 | break; |
252b5132 | 4824 | } |
8fc2e39e | 4825 | used_at = 1; |
67c0d1eb RS |
4826 | macro_build (NULL, "slt", "d,v,t", AT, treg, sreg); |
4827 | macro_build (&offset_expr, likely ? "bnel" : "bne", "s,t,p", AT, 0); | |
252b5132 RH |
4828 | break; |
4829 | ||
4830 | case M_BGTUL: | |
4831 | likely = 1; | |
4832 | case M_BGTU: | |
4833 | if (treg == 0) | |
4834 | { | |
67c0d1eb | 4835 | macro_build (&offset_expr, likely ? "bnel" : "bne", |
17a2f251 | 4836 | "s,t,p", sreg, 0); |
8fc2e39e | 4837 | break; |
252b5132 RH |
4838 | } |
4839 | if (sreg == 0) | |
4840 | goto do_false; | |
8fc2e39e | 4841 | used_at = 1; |
67c0d1eb RS |
4842 | macro_build (NULL, "sltu", "d,v,t", AT, treg, sreg); |
4843 | macro_build (&offset_expr, likely ? "bnel" : "bne", "s,t,p", AT, 0); | |
252b5132 RH |
4844 | break; |
4845 | ||
4846 | case M_BLEL: | |
4847 | likely = 1; | |
4848 | case M_BLE: | |
4849 | if (treg == 0) | |
4850 | { | |
67c0d1eb | 4851 | macro_build (&offset_expr, likely ? "blezl" : "blez", "s,p", sreg); |
8fc2e39e | 4852 | break; |
252b5132 RH |
4853 | } |
4854 | if (sreg == 0) | |
4855 | { | |
67c0d1eb | 4856 | macro_build (&offset_expr, likely ? "bgezl" : "bgez", "s,p", treg); |
8fc2e39e | 4857 | break; |
252b5132 | 4858 | } |
8fc2e39e | 4859 | used_at = 1; |
67c0d1eb RS |
4860 | macro_build (NULL, "slt", "d,v,t", AT, treg, sreg); |
4861 | macro_build (&offset_expr, likely ? "beql" : "beq", "s,t,p", AT, 0); | |
252b5132 RH |
4862 | break; |
4863 | ||
4864 | case M_BLEL_I: | |
4865 | likely = 1; | |
4866 | case M_BLE_I: | |
4867 | maxnum = 0x7fffffff; | |
ca4e0257 | 4868 | if (HAVE_64BIT_GPRS && sizeof (maxnum) > 4) |
252b5132 RH |
4869 | { |
4870 | maxnum <<= 16; | |
4871 | maxnum |= 0xffff; | |
4872 | maxnum <<= 16; | |
4873 | maxnum |= 0xffff; | |
4874 | } | |
4875 | if (imm_expr.X_op == O_constant | |
4876 | && imm_expr.X_add_number >= maxnum | |
ca4e0257 | 4877 | && (HAVE_32BIT_GPRS || sizeof (maxnum) > 4)) |
252b5132 RH |
4878 | goto do_true; |
4879 | if (imm_expr.X_op != O_constant) | |
4880 | as_bad (_("Unsupported large constant")); | |
f9419b05 | 4881 | ++imm_expr.X_add_number; |
252b5132 RH |
4882 | /* FALLTHROUGH */ |
4883 | case M_BLT_I: | |
4884 | case M_BLTL_I: | |
4885 | if (mask == M_BLTL_I) | |
4886 | likely = 1; | |
4887 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 0) | |
4888 | { | |
67c0d1eb | 4889 | macro_build (&offset_expr, likely ? "bltzl" : "bltz", "s,p", sreg); |
8fc2e39e | 4890 | break; |
252b5132 RH |
4891 | } |
4892 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 1) | |
4893 | { | |
67c0d1eb | 4894 | macro_build (&offset_expr, likely ? "blezl" : "blez", "s,p", sreg); |
8fc2e39e | 4895 | break; |
252b5132 | 4896 | } |
8fc2e39e | 4897 | used_at = 1; |
67c0d1eb RS |
4898 | set_at (sreg, 0); |
4899 | macro_build (&offset_expr, likely ? "bnel" : "bne", "s,t,p", AT, 0); | |
252b5132 RH |
4900 | break; |
4901 | ||
4902 | case M_BLEUL: | |
4903 | likely = 1; | |
4904 | case M_BLEU: | |
4905 | if (treg == 0) | |
4906 | { | |
67c0d1eb | 4907 | macro_build (&offset_expr, likely ? "beql" : "beq", |
17a2f251 | 4908 | "s,t,p", sreg, 0); |
8fc2e39e | 4909 | break; |
252b5132 RH |
4910 | } |
4911 | if (sreg == 0) | |
4912 | goto do_true; | |
8fc2e39e | 4913 | used_at = 1; |
67c0d1eb RS |
4914 | macro_build (NULL, "sltu", "d,v,t", AT, treg, sreg); |
4915 | macro_build (&offset_expr, likely ? "beql" : "beq", "s,t,p", AT, 0); | |
252b5132 RH |
4916 | break; |
4917 | ||
4918 | case M_BLEUL_I: | |
4919 | likely = 1; | |
4920 | case M_BLEU_I: | |
4921 | if (sreg == 0 | |
ca4e0257 | 4922 | || (HAVE_32BIT_GPRS |
252b5132 | 4923 | && imm_expr.X_op == O_constant |
956cd1d6 | 4924 | && imm_expr.X_add_number == (offsetT) 0xffffffff)) |
252b5132 RH |
4925 | goto do_true; |
4926 | if (imm_expr.X_op != O_constant) | |
4927 | as_bad (_("Unsupported large constant")); | |
f9419b05 | 4928 | ++imm_expr.X_add_number; |
252b5132 RH |
4929 | /* FALLTHROUGH */ |
4930 | case M_BLTU_I: | |
4931 | case M_BLTUL_I: | |
4932 | if (mask == M_BLTUL_I) | |
4933 | likely = 1; | |
4934 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 0) | |
4935 | goto do_false; | |
4936 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 1) | |
4937 | { | |
67c0d1eb | 4938 | macro_build (&offset_expr, likely ? "beql" : "beq", |
252b5132 | 4939 | "s,t,p", sreg, 0); |
8fc2e39e | 4940 | break; |
252b5132 | 4941 | } |
8fc2e39e | 4942 | used_at = 1; |
67c0d1eb RS |
4943 | set_at (sreg, 1); |
4944 | macro_build (&offset_expr, likely ? "bnel" : "bne", "s,t,p", AT, 0); | |
252b5132 RH |
4945 | break; |
4946 | ||
4947 | case M_BLTL: | |
4948 | likely = 1; | |
4949 | case M_BLT: | |
4950 | if (treg == 0) | |
4951 | { | |
67c0d1eb | 4952 | macro_build (&offset_expr, likely ? "bltzl" : "bltz", "s,p", sreg); |
8fc2e39e | 4953 | break; |
252b5132 RH |
4954 | } |
4955 | if (sreg == 0) | |
4956 | { | |
67c0d1eb | 4957 | macro_build (&offset_expr, likely ? "bgtzl" : "bgtz", "s,p", treg); |
8fc2e39e | 4958 | break; |
252b5132 | 4959 | } |
8fc2e39e | 4960 | used_at = 1; |
67c0d1eb RS |
4961 | macro_build (NULL, "slt", "d,v,t", AT, sreg, treg); |
4962 | macro_build (&offset_expr, likely ? "bnel" : "bne", "s,t,p", AT, 0); | |
252b5132 RH |
4963 | break; |
4964 | ||
4965 | case M_BLTUL: | |
4966 | likely = 1; | |
4967 | case M_BLTU: | |
4968 | if (treg == 0) | |
4969 | goto do_false; | |
4970 | if (sreg == 0) | |
4971 | { | |
67c0d1eb | 4972 | macro_build (&offset_expr, likely ? "bnel" : "bne", |
17a2f251 | 4973 | "s,t,p", 0, treg); |
8fc2e39e | 4974 | break; |
252b5132 | 4975 | } |
8fc2e39e | 4976 | used_at = 1; |
67c0d1eb RS |
4977 | macro_build (NULL, "sltu", "d,v,t", AT, sreg, treg); |
4978 | macro_build (&offset_expr, likely ? "bnel" : "bne", "s,t,p", AT, 0); | |
252b5132 RH |
4979 | break; |
4980 | ||
5f74bc13 CD |
4981 | case M_DEXT: |
4982 | { | |
4983 | unsigned long pos; | |
4984 | unsigned long size; | |
4985 | ||
4986 | if (imm_expr.X_op != O_constant || imm2_expr.X_op != O_constant) | |
4987 | { | |
4988 | as_bad (_("Unsupported large constant")); | |
4989 | pos = size = 1; | |
4990 | } | |
4991 | else | |
4992 | { | |
4993 | pos = (unsigned long) imm_expr.X_add_number; | |
4994 | size = (unsigned long) imm2_expr.X_add_number; | |
4995 | } | |
4996 | ||
4997 | if (pos > 63) | |
4998 | { | |
4999 | as_bad (_("Improper position (%lu)"), pos); | |
5000 | pos = 1; | |
5001 | } | |
5002 | if (size == 0 || size > 64 | |
5003 | || (pos + size - 1) > 63) | |
5004 | { | |
5005 | as_bad (_("Improper extract size (%lu, position %lu)"), | |
5006 | size, pos); | |
5007 | size = 1; | |
5008 | } | |
5009 | ||
5010 | if (size <= 32 && pos < 32) | |
5011 | { | |
5012 | s = "dext"; | |
5013 | fmt = "t,r,+A,+C"; | |
5014 | } | |
5015 | else if (size <= 32) | |
5016 | { | |
5017 | s = "dextu"; | |
5018 | fmt = "t,r,+E,+H"; | |
5019 | } | |
5020 | else | |
5021 | { | |
5022 | s = "dextm"; | |
5023 | fmt = "t,r,+A,+G"; | |
5024 | } | |
67c0d1eb | 5025 | macro_build ((expressionS *) NULL, s, fmt, treg, sreg, pos, size - 1); |
5f74bc13 | 5026 | } |
8fc2e39e | 5027 | break; |
5f74bc13 CD |
5028 | |
5029 | case M_DINS: | |
5030 | { | |
5031 | unsigned long pos; | |
5032 | unsigned long size; | |
5033 | ||
5034 | if (imm_expr.X_op != O_constant || imm2_expr.X_op != O_constant) | |
5035 | { | |
5036 | as_bad (_("Unsupported large constant")); | |
5037 | pos = size = 1; | |
5038 | } | |
5039 | else | |
5040 | { | |
5041 | pos = (unsigned long) imm_expr.X_add_number; | |
5042 | size = (unsigned long) imm2_expr.X_add_number; | |
5043 | } | |
5044 | ||
5045 | if (pos > 63) | |
5046 | { | |
5047 | as_bad (_("Improper position (%lu)"), pos); | |
5048 | pos = 1; | |
5049 | } | |
5050 | if (size == 0 || size > 64 | |
5051 | || (pos + size - 1) > 63) | |
5052 | { | |
5053 | as_bad (_("Improper insert size (%lu, position %lu)"), | |
5054 | size, pos); | |
5055 | size = 1; | |
5056 | } | |
5057 | ||
5058 | if (pos < 32 && (pos + size - 1) < 32) | |
5059 | { | |
5060 | s = "dins"; | |
5061 | fmt = "t,r,+A,+B"; | |
5062 | } | |
5063 | else if (pos >= 32) | |
5064 | { | |
5065 | s = "dinsu"; | |
5066 | fmt = "t,r,+E,+F"; | |
5067 | } | |
5068 | else | |
5069 | { | |
5070 | s = "dinsm"; | |
5071 | fmt = "t,r,+A,+F"; | |
5072 | } | |
67c0d1eb RS |
5073 | macro_build ((expressionS *) NULL, s, fmt, treg, sreg, pos, |
5074 | pos + size - 1); | |
5f74bc13 | 5075 | } |
8fc2e39e | 5076 | break; |
5f74bc13 | 5077 | |
252b5132 RH |
5078 | case M_DDIV_3: |
5079 | dbl = 1; | |
5080 | case M_DIV_3: | |
5081 | s = "mflo"; | |
5082 | goto do_div3; | |
5083 | case M_DREM_3: | |
5084 | dbl = 1; | |
5085 | case M_REM_3: | |
5086 | s = "mfhi"; | |
5087 | do_div3: | |
5088 | if (treg == 0) | |
5089 | { | |
5090 | as_warn (_("Divide by zero.")); | |
5091 | if (mips_trap) | |
67c0d1eb | 5092 | macro_build (NULL, "teq", "s,t,q", 0, 0, 7); |
252b5132 | 5093 | else |
67c0d1eb | 5094 | macro_build (NULL, "break", "c", 7); |
8fc2e39e | 5095 | break; |
252b5132 RH |
5096 | } |
5097 | ||
7d10b47d | 5098 | start_noreorder (); |
252b5132 RH |
5099 | if (mips_trap) |
5100 | { | |
67c0d1eb RS |
5101 | macro_build (NULL, "teq", "s,t,q", treg, 0, 7); |
5102 | macro_build (NULL, dbl ? "ddiv" : "div", "z,s,t", sreg, treg); | |
252b5132 RH |
5103 | } |
5104 | else | |
5105 | { | |
5106 | expr1.X_add_number = 8; | |
67c0d1eb RS |
5107 | macro_build (&expr1, "bne", "s,t,p", treg, 0); |
5108 | macro_build (NULL, dbl ? "ddiv" : "div", "z,s,t", sreg, treg); | |
5109 | macro_build (NULL, "break", "c", 7); | |
252b5132 RH |
5110 | } |
5111 | expr1.X_add_number = -1; | |
8fc2e39e | 5112 | used_at = 1; |
f6a22291 | 5113 | load_register (AT, &expr1, dbl); |
252b5132 | 5114 | expr1.X_add_number = mips_trap ? (dbl ? 12 : 8) : (dbl ? 20 : 16); |
67c0d1eb | 5115 | macro_build (&expr1, "bne", "s,t,p", treg, AT); |
252b5132 RH |
5116 | if (dbl) |
5117 | { | |
5118 | expr1.X_add_number = 1; | |
f6a22291 | 5119 | load_register (AT, &expr1, dbl); |
67c0d1eb | 5120 | macro_build (NULL, "dsll32", "d,w,<", AT, AT, 31); |
252b5132 RH |
5121 | } |
5122 | else | |
5123 | { | |
5124 | expr1.X_add_number = 0x80000000; | |
67c0d1eb | 5125 | macro_build (&expr1, "lui", "t,u", AT, BFD_RELOC_HI16); |
252b5132 RH |
5126 | } |
5127 | if (mips_trap) | |
5128 | { | |
67c0d1eb | 5129 | macro_build (NULL, "teq", "s,t,q", sreg, AT, 6); |
252b5132 RH |
5130 | /* We want to close the noreorder block as soon as possible, so |
5131 | that later insns are available for delay slot filling. */ | |
7d10b47d | 5132 | end_noreorder (); |
252b5132 RH |
5133 | } |
5134 | else | |
5135 | { | |
5136 | expr1.X_add_number = 8; | |
67c0d1eb RS |
5137 | macro_build (&expr1, "bne", "s,t,p", sreg, AT); |
5138 | macro_build (NULL, "nop", "", 0); | |
252b5132 RH |
5139 | |
5140 | /* We want to close the noreorder block as soon as possible, so | |
5141 | that later insns are available for delay slot filling. */ | |
7d10b47d | 5142 | end_noreorder (); |
252b5132 | 5143 | |
67c0d1eb | 5144 | macro_build (NULL, "break", "c", 6); |
252b5132 | 5145 | } |
67c0d1eb | 5146 | macro_build (NULL, s, "d", dreg); |
252b5132 RH |
5147 | break; |
5148 | ||
5149 | case M_DIV_3I: | |
5150 | s = "div"; | |
5151 | s2 = "mflo"; | |
5152 | goto do_divi; | |
5153 | case M_DIVU_3I: | |
5154 | s = "divu"; | |
5155 | s2 = "mflo"; | |
5156 | goto do_divi; | |
5157 | case M_REM_3I: | |
5158 | s = "div"; | |
5159 | s2 = "mfhi"; | |
5160 | goto do_divi; | |
5161 | case M_REMU_3I: | |
5162 | s = "divu"; | |
5163 | s2 = "mfhi"; | |
5164 | goto do_divi; | |
5165 | case M_DDIV_3I: | |
5166 | dbl = 1; | |
5167 | s = "ddiv"; | |
5168 | s2 = "mflo"; | |
5169 | goto do_divi; | |
5170 | case M_DDIVU_3I: | |
5171 | dbl = 1; | |
5172 | s = "ddivu"; | |
5173 | s2 = "mflo"; | |
5174 | goto do_divi; | |
5175 | case M_DREM_3I: | |
5176 | dbl = 1; | |
5177 | s = "ddiv"; | |
5178 | s2 = "mfhi"; | |
5179 | goto do_divi; | |
5180 | case M_DREMU_3I: | |
5181 | dbl = 1; | |
5182 | s = "ddivu"; | |
5183 | s2 = "mfhi"; | |
5184 | do_divi: | |
5185 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 0) | |
5186 | { | |
5187 | as_warn (_("Divide by zero.")); | |
5188 | if (mips_trap) | |
67c0d1eb | 5189 | macro_build (NULL, "teq", "s,t,q", 0, 0, 7); |
252b5132 | 5190 | else |
67c0d1eb | 5191 | macro_build (NULL, "break", "c", 7); |
8fc2e39e | 5192 | break; |
252b5132 RH |
5193 | } |
5194 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 1) | |
5195 | { | |
5196 | if (strcmp (s2, "mflo") == 0) | |
67c0d1eb | 5197 | move_register (dreg, sreg); |
252b5132 | 5198 | else |
67c0d1eb | 5199 | move_register (dreg, 0); |
8fc2e39e | 5200 | break; |
252b5132 RH |
5201 | } |
5202 | if (imm_expr.X_op == O_constant | |
5203 | && imm_expr.X_add_number == -1 | |
5204 | && s[strlen (s) - 1] != 'u') | |
5205 | { | |
5206 | if (strcmp (s2, "mflo") == 0) | |
5207 | { | |
67c0d1eb | 5208 | macro_build (NULL, dbl ? "dneg" : "neg", "d,w", dreg, sreg); |
252b5132 RH |
5209 | } |
5210 | else | |
67c0d1eb | 5211 | move_register (dreg, 0); |
8fc2e39e | 5212 | break; |
252b5132 RH |
5213 | } |
5214 | ||
8fc2e39e | 5215 | used_at = 1; |
67c0d1eb RS |
5216 | load_register (AT, &imm_expr, dbl); |
5217 | macro_build (NULL, s, "z,s,t", sreg, AT); | |
5218 | macro_build (NULL, s2, "d", dreg); | |
252b5132 RH |
5219 | break; |
5220 | ||
5221 | case M_DIVU_3: | |
5222 | s = "divu"; | |
5223 | s2 = "mflo"; | |
5224 | goto do_divu3; | |
5225 | case M_REMU_3: | |
5226 | s = "divu"; | |
5227 | s2 = "mfhi"; | |
5228 | goto do_divu3; | |
5229 | case M_DDIVU_3: | |
5230 | s = "ddivu"; | |
5231 | s2 = "mflo"; | |
5232 | goto do_divu3; | |
5233 | case M_DREMU_3: | |
5234 | s = "ddivu"; | |
5235 | s2 = "mfhi"; | |
5236 | do_divu3: | |
7d10b47d | 5237 | start_noreorder (); |
252b5132 RH |
5238 | if (mips_trap) |
5239 | { | |
67c0d1eb RS |
5240 | macro_build (NULL, "teq", "s,t,q", treg, 0, 7); |
5241 | macro_build (NULL, s, "z,s,t", sreg, treg); | |
252b5132 RH |
5242 | /* We want to close the noreorder block as soon as possible, so |
5243 | that later insns are available for delay slot filling. */ | |
7d10b47d | 5244 | end_noreorder (); |
252b5132 RH |
5245 | } |
5246 | else | |
5247 | { | |
5248 | expr1.X_add_number = 8; | |
67c0d1eb RS |
5249 | macro_build (&expr1, "bne", "s,t,p", treg, 0); |
5250 | macro_build (NULL, s, "z,s,t", sreg, treg); | |
252b5132 RH |
5251 | |
5252 | /* We want to close the noreorder block as soon as possible, so | |
5253 | that later insns are available for delay slot filling. */ | |
7d10b47d | 5254 | end_noreorder (); |
67c0d1eb | 5255 | macro_build (NULL, "break", "c", 7); |
252b5132 | 5256 | } |
67c0d1eb | 5257 | macro_build (NULL, s2, "d", dreg); |
8fc2e39e | 5258 | break; |
252b5132 | 5259 | |
1abe91b1 MR |
5260 | case M_DLCA_AB: |
5261 | dbl = 1; | |
5262 | case M_LCA_AB: | |
5263 | call = 1; | |
5264 | goto do_la; | |
252b5132 RH |
5265 | case M_DLA_AB: |
5266 | dbl = 1; | |
5267 | case M_LA_AB: | |
1abe91b1 | 5268 | do_la: |
252b5132 RH |
5269 | /* Load the address of a symbol into a register. If breg is not |
5270 | zero, we then add a base register to it. */ | |
5271 | ||
3bec30a8 TS |
5272 | if (dbl && HAVE_32BIT_GPRS) |
5273 | as_warn (_("dla used to load 32-bit register")); | |
5274 | ||
c90bbe5b | 5275 | if (! dbl && HAVE_64BIT_OBJECTS) |
3bec30a8 TS |
5276 | as_warn (_("la used to load 64-bit address")); |
5277 | ||
0c11417f MR |
5278 | if (offset_expr.X_op == O_constant |
5279 | && offset_expr.X_add_number >= -0x8000 | |
5280 | && offset_expr.X_add_number < 0x8000) | |
5281 | { | |
aed1a261 | 5282 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, |
17a2f251 | 5283 | "t,r,j", treg, sreg, BFD_RELOC_LO16); |
8fc2e39e | 5284 | break; |
0c11417f MR |
5285 | } |
5286 | ||
b8285c27 | 5287 | if (!mips_opts.noat && (treg == breg)) |
afdbd6d0 CD |
5288 | { |
5289 | tempreg = AT; | |
5290 | used_at = 1; | |
5291 | } | |
5292 | else | |
5293 | { | |
5294 | tempreg = treg; | |
afdbd6d0 CD |
5295 | } |
5296 | ||
252b5132 RH |
5297 | if (offset_expr.X_op != O_symbol |
5298 | && offset_expr.X_op != O_constant) | |
5299 | { | |
5300 | as_bad (_("expression too complex")); | |
5301 | offset_expr.X_op = O_constant; | |
5302 | } | |
5303 | ||
252b5132 | 5304 | if (offset_expr.X_op == O_constant) |
aed1a261 | 5305 | load_register (tempreg, &offset_expr, HAVE_64BIT_ADDRESSES); |
252b5132 RH |
5306 | else if (mips_pic == NO_PIC) |
5307 | { | |
d6bc6245 | 5308 | /* If this is a reference to a GP relative symbol, we want |
cdf6fd85 | 5309 | addiu $tempreg,$gp,<sym> (BFD_RELOC_GPREL16) |
252b5132 RH |
5310 | Otherwise we want |
5311 | lui $tempreg,<sym> (BFD_RELOC_HI16_S) | |
5312 | addiu $tempreg,$tempreg,<sym> (BFD_RELOC_LO16) | |
5313 | If we have a constant, we need two instructions anyhow, | |
d6bc6245 | 5314 | so we may as well always use the latter form. |
76b3015f | 5315 | |
6caf9ef4 TS |
5316 | With 64bit address space and a usable $at we want |
5317 | lui $tempreg,<sym> (BFD_RELOC_MIPS_HIGHEST) | |
5318 | lui $at,<sym> (BFD_RELOC_HI16_S) | |
5319 | daddiu $tempreg,<sym> (BFD_RELOC_MIPS_HIGHER) | |
5320 | daddiu $at,<sym> (BFD_RELOC_LO16) | |
5321 | dsll32 $tempreg,0 | |
5322 | daddu $tempreg,$tempreg,$at | |
5323 | ||
5324 | If $at is already in use, we use a path which is suboptimal | |
5325 | on superscalar processors. | |
5326 | lui $tempreg,<sym> (BFD_RELOC_MIPS_HIGHEST) | |
5327 | daddiu $tempreg,<sym> (BFD_RELOC_MIPS_HIGHER) | |
5328 | dsll $tempreg,16 | |
5329 | daddiu $tempreg,<sym> (BFD_RELOC_HI16_S) | |
5330 | dsll $tempreg,16 | |
5331 | daddiu $tempreg,<sym> (BFD_RELOC_LO16) | |
5332 | ||
5333 | For GP relative symbols in 64bit address space we can use | |
5334 | the same sequence as in 32bit address space. */ | |
aed1a261 | 5335 | if (HAVE_64BIT_SYMBOLS) |
252b5132 | 5336 | { |
6caf9ef4 TS |
5337 | if ((valueT) offset_expr.X_add_number <= MAX_GPREL_OFFSET |
5338 | && !nopic_need_relax (offset_expr.X_add_symbol, 1)) | |
5339 | { | |
5340 | relax_start (offset_expr.X_add_symbol); | |
5341 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", | |
5342 | tempreg, mips_gp_register, BFD_RELOC_GPREL16); | |
5343 | relax_switch (); | |
5344 | } | |
d6bc6245 | 5345 | |
b8285c27 | 5346 | if (used_at == 0 && !mips_opts.noat) |
98d3f06f | 5347 | { |
67c0d1eb | 5348 | macro_build (&offset_expr, "lui", "t,u", |
17a2f251 | 5349 | tempreg, BFD_RELOC_MIPS_HIGHEST); |
67c0d1eb | 5350 | macro_build (&offset_expr, "lui", "t,u", |
17a2f251 | 5351 | AT, BFD_RELOC_HI16_S); |
67c0d1eb | 5352 | macro_build (&offset_expr, "daddiu", "t,r,j", |
17a2f251 | 5353 | tempreg, tempreg, BFD_RELOC_MIPS_HIGHER); |
67c0d1eb | 5354 | macro_build (&offset_expr, "daddiu", "t,r,j", |
17a2f251 | 5355 | AT, AT, BFD_RELOC_LO16); |
67c0d1eb RS |
5356 | macro_build (NULL, "dsll32", "d,w,<", tempreg, tempreg, 0); |
5357 | macro_build (NULL, "daddu", "d,v,t", tempreg, tempreg, AT); | |
98d3f06f KH |
5358 | used_at = 1; |
5359 | } | |
5360 | else | |
5361 | { | |
67c0d1eb | 5362 | macro_build (&offset_expr, "lui", "t,u", |
17a2f251 | 5363 | tempreg, BFD_RELOC_MIPS_HIGHEST); |
67c0d1eb | 5364 | macro_build (&offset_expr, "daddiu", "t,r,j", |
17a2f251 | 5365 | tempreg, tempreg, BFD_RELOC_MIPS_HIGHER); |
67c0d1eb RS |
5366 | macro_build (NULL, "dsll", "d,w,<", tempreg, tempreg, 16); |
5367 | macro_build (&offset_expr, "daddiu", "t,r,j", | |
17a2f251 | 5368 | tempreg, tempreg, BFD_RELOC_HI16_S); |
67c0d1eb RS |
5369 | macro_build (NULL, "dsll", "d,w,<", tempreg, tempreg, 16); |
5370 | macro_build (&offset_expr, "daddiu", "t,r,j", | |
17a2f251 | 5371 | tempreg, tempreg, BFD_RELOC_LO16); |
98d3f06f | 5372 | } |
6caf9ef4 TS |
5373 | |
5374 | if (mips_relax.sequence) | |
5375 | relax_end (); | |
98d3f06f KH |
5376 | } |
5377 | else | |
5378 | { | |
5379 | if ((valueT) offset_expr.X_add_number <= MAX_GPREL_OFFSET | |
6caf9ef4 | 5380 | && !nopic_need_relax (offset_expr.X_add_symbol, 1)) |
98d3f06f | 5381 | { |
4d7206a2 | 5382 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb RS |
5383 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", |
5384 | tempreg, mips_gp_register, BFD_RELOC_GPREL16); | |
4d7206a2 | 5385 | relax_switch (); |
98d3f06f | 5386 | } |
6943caf0 ILT |
5387 | if (!IS_SEXT_32BIT_NUM (offset_expr.X_add_number)) |
5388 | as_bad (_("offset too large")); | |
67c0d1eb RS |
5389 | macro_build_lui (&offset_expr, tempreg); |
5390 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", | |
5391 | tempreg, tempreg, BFD_RELOC_LO16); | |
4d7206a2 RS |
5392 | if (mips_relax.sequence) |
5393 | relax_end (); | |
98d3f06f | 5394 | } |
252b5132 | 5395 | } |
0a44bf69 | 5396 | else if (!mips_big_got && !HAVE_NEWABI) |
252b5132 | 5397 | { |
9117d219 NC |
5398 | int lw_reloc_type = (int) BFD_RELOC_MIPS_GOT16; |
5399 | ||
252b5132 RH |
5400 | /* If this is a reference to an external symbol, and there |
5401 | is no constant, we want | |
5402 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
1abe91b1 | 5403 | or for lca or if tempreg is PIC_CALL_REG |
9117d219 | 5404 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_CALL16) |
252b5132 RH |
5405 | For a local symbol, we want |
5406 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
5407 | nop | |
5408 | addiu $tempreg,$tempreg,<sym> (BFD_RELOC_LO16) | |
5409 | ||
5410 | If we have a small constant, and this is a reference to | |
5411 | an external symbol, we want | |
5412 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
5413 | nop | |
5414 | addiu $tempreg,$tempreg,<constant> | |
5415 | For a local symbol, we want the same instruction | |
5416 | sequence, but we output a BFD_RELOC_LO16 reloc on the | |
5417 | addiu instruction. | |
5418 | ||
5419 | If we have a large constant, and this is a reference to | |
5420 | an external symbol, we want | |
5421 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
5422 | lui $at,<hiconstant> | |
5423 | addiu $at,$at,<loconstant> | |
5424 | addu $tempreg,$tempreg,$at | |
5425 | For a local symbol, we want the same instruction | |
5426 | sequence, but we output a BFD_RELOC_LO16 reloc on the | |
ed6fb7bd | 5427 | addiu instruction. |
ed6fb7bd SC |
5428 | */ |
5429 | ||
4d7206a2 | 5430 | if (offset_expr.X_add_number == 0) |
252b5132 | 5431 | { |
0a44bf69 RS |
5432 | if (mips_pic == SVR4_PIC |
5433 | && breg == 0 | |
5434 | && (call || tempreg == PIC_CALL_REG)) | |
4d7206a2 RS |
5435 | lw_reloc_type = (int) BFD_RELOC_MIPS_CALL16; |
5436 | ||
5437 | relax_start (offset_expr.X_add_symbol); | |
67c0d1eb RS |
5438 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
5439 | lw_reloc_type, mips_gp_register); | |
4d7206a2 | 5440 | if (breg != 0) |
252b5132 RH |
5441 | { |
5442 | /* We're going to put in an addu instruction using | |
5443 | tempreg, so we may as well insert the nop right | |
5444 | now. */ | |
269137b2 | 5445 | load_delay_nop (); |
252b5132 | 5446 | } |
4d7206a2 | 5447 | relax_switch (); |
67c0d1eb RS |
5448 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", |
5449 | tempreg, BFD_RELOC_MIPS_GOT16, mips_gp_register); | |
269137b2 | 5450 | load_delay_nop (); |
67c0d1eb RS |
5451 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", |
5452 | tempreg, tempreg, BFD_RELOC_LO16); | |
4d7206a2 | 5453 | relax_end (); |
252b5132 RH |
5454 | /* FIXME: If breg == 0, and the next instruction uses |
5455 | $tempreg, then if this variant case is used an extra | |
5456 | nop will be generated. */ | |
5457 | } | |
4d7206a2 RS |
5458 | else if (offset_expr.X_add_number >= -0x8000 |
5459 | && offset_expr.X_add_number < 0x8000) | |
252b5132 | 5460 | { |
67c0d1eb | 5461 | load_got_offset (tempreg, &offset_expr); |
269137b2 | 5462 | load_delay_nop (); |
67c0d1eb | 5463 | add_got_offset (tempreg, &offset_expr); |
252b5132 RH |
5464 | } |
5465 | else | |
5466 | { | |
4d7206a2 RS |
5467 | expr1.X_add_number = offset_expr.X_add_number; |
5468 | offset_expr.X_add_number = | |
5469 | ((offset_expr.X_add_number + 0x8000) & 0xffff) - 0x8000; | |
67c0d1eb | 5470 | load_got_offset (tempreg, &offset_expr); |
f6a22291 | 5471 | offset_expr.X_add_number = expr1.X_add_number; |
252b5132 RH |
5472 | /* If we are going to add in a base register, and the |
5473 | target register and the base register are the same, | |
5474 | then we are using AT as a temporary register. Since | |
5475 | we want to load the constant into AT, we add our | |
5476 | current AT (from the global offset table) and the | |
5477 | register into the register now, and pretend we were | |
5478 | not using a base register. */ | |
67c0d1eb | 5479 | if (breg == treg) |
252b5132 | 5480 | { |
269137b2 | 5481 | load_delay_nop (); |
67c0d1eb | 5482 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 5483 | treg, AT, breg); |
252b5132 RH |
5484 | breg = 0; |
5485 | tempreg = treg; | |
252b5132 | 5486 | } |
f6a22291 | 5487 | add_got_offset_hilo (tempreg, &offset_expr, AT); |
252b5132 RH |
5488 | used_at = 1; |
5489 | } | |
5490 | } | |
0a44bf69 | 5491 | else if (!mips_big_got && HAVE_NEWABI) |
f5040a92 | 5492 | { |
67c0d1eb | 5493 | int add_breg_early = 0; |
f5040a92 AO |
5494 | |
5495 | /* If this is a reference to an external, and there is no | |
5496 | constant, or local symbol (*), with or without a | |
5497 | constant, we want | |
5498 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT_DISP) | |
1abe91b1 | 5499 | or for lca or if tempreg is PIC_CALL_REG |
f5040a92 AO |
5500 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_CALL16) |
5501 | ||
5502 | If we have a small constant, and this is a reference to | |
5503 | an external symbol, we want | |
5504 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT_DISP) | |
5505 | addiu $tempreg,$tempreg,<constant> | |
5506 | ||
5507 | If we have a large constant, and this is a reference to | |
5508 | an external symbol, we want | |
5509 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT_DISP) | |
5510 | lui $at,<hiconstant> | |
5511 | addiu $at,$at,<loconstant> | |
5512 | addu $tempreg,$tempreg,$at | |
5513 | ||
5514 | (*) Other assemblers seem to prefer GOT_PAGE/GOT_OFST for | |
5515 | local symbols, even though it introduces an additional | |
5516 | instruction. */ | |
5517 | ||
f5040a92 AO |
5518 | if (offset_expr.X_add_number) |
5519 | { | |
4d7206a2 | 5520 | expr1.X_add_number = offset_expr.X_add_number; |
f5040a92 AO |
5521 | offset_expr.X_add_number = 0; |
5522 | ||
4d7206a2 | 5523 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb RS |
5524 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
5525 | BFD_RELOC_MIPS_GOT_DISP, mips_gp_register); | |
f5040a92 AO |
5526 | |
5527 | if (expr1.X_add_number >= -0x8000 | |
5528 | && expr1.X_add_number < 0x8000) | |
5529 | { | |
67c0d1eb RS |
5530 | macro_build (&expr1, ADDRESS_ADDI_INSN, "t,r,j", |
5531 | tempreg, tempreg, BFD_RELOC_LO16); | |
f5040a92 | 5532 | } |
ecd13cd3 | 5533 | else if (IS_SEXT_32BIT_NUM (expr1.X_add_number + 0x8000)) |
f5040a92 AO |
5534 | { |
5535 | int dreg; | |
5536 | ||
5537 | /* If we are going to add in a base register, and the | |
5538 | target register and the base register are the same, | |
5539 | then we are using AT as a temporary register. Since | |
5540 | we want to load the constant into AT, we add our | |
5541 | current AT (from the global offset table) and the | |
5542 | register into the register now, and pretend we were | |
5543 | not using a base register. */ | |
5544 | if (breg != treg) | |
5545 | dreg = tempreg; | |
5546 | else | |
5547 | { | |
5548 | assert (tempreg == AT); | |
67c0d1eb RS |
5549 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
5550 | treg, AT, breg); | |
f5040a92 | 5551 | dreg = treg; |
67c0d1eb | 5552 | add_breg_early = 1; |
f5040a92 AO |
5553 | } |
5554 | ||
f6a22291 | 5555 | load_register (AT, &expr1, HAVE_64BIT_ADDRESSES); |
67c0d1eb | 5556 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 5557 | dreg, dreg, AT); |
f5040a92 | 5558 | |
f5040a92 AO |
5559 | used_at = 1; |
5560 | } | |
5561 | else | |
5562 | as_bad (_("PIC code offset overflow (max 32 signed bits)")); | |
5563 | ||
4d7206a2 | 5564 | relax_switch (); |
f5040a92 AO |
5565 | offset_expr.X_add_number = expr1.X_add_number; |
5566 | ||
67c0d1eb RS |
5567 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
5568 | BFD_RELOC_MIPS_GOT_DISP, mips_gp_register); | |
5569 | if (add_breg_early) | |
f5040a92 | 5570 | { |
67c0d1eb | 5571 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
f899b4b8 | 5572 | treg, tempreg, breg); |
f5040a92 AO |
5573 | breg = 0; |
5574 | tempreg = treg; | |
5575 | } | |
4d7206a2 | 5576 | relax_end (); |
f5040a92 | 5577 | } |
4d7206a2 | 5578 | else if (breg == 0 && (call || tempreg == PIC_CALL_REG)) |
f5040a92 | 5579 | { |
4d7206a2 | 5580 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb RS |
5581 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
5582 | BFD_RELOC_MIPS_CALL16, mips_gp_register); | |
4d7206a2 | 5583 | relax_switch (); |
67c0d1eb RS |
5584 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
5585 | BFD_RELOC_MIPS_GOT_DISP, mips_gp_register); | |
4d7206a2 | 5586 | relax_end (); |
f5040a92 | 5587 | } |
4d7206a2 | 5588 | else |
f5040a92 | 5589 | { |
67c0d1eb RS |
5590 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
5591 | BFD_RELOC_MIPS_GOT_DISP, mips_gp_register); | |
f5040a92 AO |
5592 | } |
5593 | } | |
0a44bf69 | 5594 | else if (mips_big_got && !HAVE_NEWABI) |
252b5132 | 5595 | { |
67c0d1eb | 5596 | int gpdelay; |
9117d219 NC |
5597 | int lui_reloc_type = (int) BFD_RELOC_MIPS_GOT_HI16; |
5598 | int lw_reloc_type = (int) BFD_RELOC_MIPS_GOT_LO16; | |
ed6fb7bd | 5599 | int local_reloc_type = (int) BFD_RELOC_MIPS_GOT16; |
252b5132 RH |
5600 | |
5601 | /* This is the large GOT case. If this is a reference to an | |
5602 | external symbol, and there is no constant, we want | |
5603 | lui $tempreg,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
5604 | addu $tempreg,$tempreg,$gp | |
5605 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_LO16) | |
1abe91b1 | 5606 | or for lca or if tempreg is PIC_CALL_REG |
9117d219 NC |
5607 | lui $tempreg,<sym> (BFD_RELOC_MIPS_CALL_HI16) |
5608 | addu $tempreg,$tempreg,$gp | |
5609 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_CALL_LO16) | |
252b5132 RH |
5610 | For a local symbol, we want |
5611 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
5612 | nop | |
5613 | addiu $tempreg,$tempreg,<sym> (BFD_RELOC_LO16) | |
5614 | ||
5615 | If we have a small constant, and this is a reference to | |
5616 | an external symbol, we want | |
5617 | lui $tempreg,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
5618 | addu $tempreg,$tempreg,$gp | |
5619 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_LO16) | |
5620 | nop | |
5621 | addiu $tempreg,$tempreg,<constant> | |
5622 | For a local symbol, we want | |
5623 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
5624 | nop | |
5625 | addiu $tempreg,$tempreg,<constant> (BFD_RELOC_LO16) | |
5626 | ||
5627 | If we have a large constant, and this is a reference to | |
5628 | an external symbol, we want | |
5629 | lui $tempreg,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
5630 | addu $tempreg,$tempreg,$gp | |
5631 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_LO16) | |
5632 | lui $at,<hiconstant> | |
5633 | addiu $at,$at,<loconstant> | |
5634 | addu $tempreg,$tempreg,$at | |
5635 | For a local symbol, we want | |
5636 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
5637 | lui $at,<hiconstant> | |
5638 | addiu $at,$at,<loconstant> (BFD_RELOC_LO16) | |
5639 | addu $tempreg,$tempreg,$at | |
f5040a92 | 5640 | */ |
438c16b8 | 5641 | |
252b5132 RH |
5642 | expr1.X_add_number = offset_expr.X_add_number; |
5643 | offset_expr.X_add_number = 0; | |
4d7206a2 | 5644 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb | 5645 | gpdelay = reg_needs_delay (mips_gp_register); |
1abe91b1 MR |
5646 | if (expr1.X_add_number == 0 && breg == 0 |
5647 | && (call || tempreg == PIC_CALL_REG)) | |
9117d219 NC |
5648 | { |
5649 | lui_reloc_type = (int) BFD_RELOC_MIPS_CALL_HI16; | |
5650 | lw_reloc_type = (int) BFD_RELOC_MIPS_CALL_LO16; | |
5651 | } | |
67c0d1eb RS |
5652 | macro_build (&offset_expr, "lui", "t,u", tempreg, lui_reloc_type); |
5653 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", | |
17a2f251 | 5654 | tempreg, tempreg, mips_gp_register); |
67c0d1eb | 5655 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", |
17a2f251 | 5656 | tempreg, lw_reloc_type, tempreg); |
252b5132 RH |
5657 | if (expr1.X_add_number == 0) |
5658 | { | |
67c0d1eb | 5659 | if (breg != 0) |
252b5132 RH |
5660 | { |
5661 | /* We're going to put in an addu instruction using | |
5662 | tempreg, so we may as well insert the nop right | |
5663 | now. */ | |
269137b2 | 5664 | load_delay_nop (); |
252b5132 | 5665 | } |
252b5132 RH |
5666 | } |
5667 | else if (expr1.X_add_number >= -0x8000 | |
5668 | && expr1.X_add_number < 0x8000) | |
5669 | { | |
269137b2 | 5670 | load_delay_nop (); |
67c0d1eb | 5671 | macro_build (&expr1, ADDRESS_ADDI_INSN, "t,r,j", |
17a2f251 | 5672 | tempreg, tempreg, BFD_RELOC_LO16); |
252b5132 RH |
5673 | } |
5674 | else | |
5675 | { | |
67c0d1eb | 5676 | int dreg; |
252b5132 RH |
5677 | |
5678 | /* If we are going to add in a base register, and the | |
5679 | target register and the base register are the same, | |
5680 | then we are using AT as a temporary register. Since | |
5681 | we want to load the constant into AT, we add our | |
5682 | current AT (from the global offset table) and the | |
5683 | register into the register now, and pretend we were | |
5684 | not using a base register. */ | |
5685 | if (breg != treg) | |
67c0d1eb | 5686 | dreg = tempreg; |
252b5132 RH |
5687 | else |
5688 | { | |
5689 | assert (tempreg == AT); | |
269137b2 | 5690 | load_delay_nop (); |
67c0d1eb | 5691 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 5692 | treg, AT, breg); |
252b5132 | 5693 | dreg = treg; |
252b5132 RH |
5694 | } |
5695 | ||
f6a22291 | 5696 | load_register (AT, &expr1, HAVE_64BIT_ADDRESSES); |
67c0d1eb | 5697 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", dreg, dreg, AT); |
252b5132 | 5698 | |
252b5132 RH |
5699 | used_at = 1; |
5700 | } | |
4d7206a2 RS |
5701 | offset_expr.X_add_number = |
5702 | ((expr1.X_add_number + 0x8000) & 0xffff) - 0x8000; | |
5703 | relax_switch (); | |
252b5132 | 5704 | |
67c0d1eb | 5705 | if (gpdelay) |
252b5132 RH |
5706 | { |
5707 | /* This is needed because this instruction uses $gp, but | |
f5040a92 | 5708 | the first instruction on the main stream does not. */ |
67c0d1eb | 5709 | macro_build (NULL, "nop", ""); |
252b5132 | 5710 | } |
ed6fb7bd | 5711 | |
67c0d1eb RS |
5712 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
5713 | local_reloc_type, mips_gp_register); | |
f5040a92 | 5714 | if (expr1.X_add_number >= -0x8000 |
252b5132 RH |
5715 | && expr1.X_add_number < 0x8000) |
5716 | { | |
269137b2 | 5717 | load_delay_nop (); |
67c0d1eb RS |
5718 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", |
5719 | tempreg, tempreg, BFD_RELOC_LO16); | |
252b5132 | 5720 | /* FIXME: If add_number is 0, and there was no base |
f5040a92 AO |
5721 | register, the external symbol case ended with a load, |
5722 | so if the symbol turns out to not be external, and | |
5723 | the next instruction uses tempreg, an unnecessary nop | |
5724 | will be inserted. */ | |
252b5132 RH |
5725 | } |
5726 | else | |
5727 | { | |
5728 | if (breg == treg) | |
5729 | { | |
5730 | /* We must add in the base register now, as in the | |
f5040a92 | 5731 | external symbol case. */ |
252b5132 | 5732 | assert (tempreg == AT); |
269137b2 | 5733 | load_delay_nop (); |
67c0d1eb | 5734 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 5735 | treg, AT, breg); |
252b5132 RH |
5736 | tempreg = treg; |
5737 | /* We set breg to 0 because we have arranged to add | |
f5040a92 | 5738 | it in in both cases. */ |
252b5132 RH |
5739 | breg = 0; |
5740 | } | |
5741 | ||
67c0d1eb RS |
5742 | macro_build_lui (&expr1, AT); |
5743 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", | |
17a2f251 | 5744 | AT, AT, BFD_RELOC_LO16); |
67c0d1eb | 5745 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 5746 | tempreg, tempreg, AT); |
8fc2e39e | 5747 | used_at = 1; |
252b5132 | 5748 | } |
4d7206a2 | 5749 | relax_end (); |
252b5132 | 5750 | } |
0a44bf69 | 5751 | else if (mips_big_got && HAVE_NEWABI) |
f5040a92 | 5752 | { |
f5040a92 AO |
5753 | int lui_reloc_type = (int) BFD_RELOC_MIPS_GOT_HI16; |
5754 | int lw_reloc_type = (int) BFD_RELOC_MIPS_GOT_LO16; | |
67c0d1eb | 5755 | int add_breg_early = 0; |
f5040a92 AO |
5756 | |
5757 | /* This is the large GOT case. If this is a reference to an | |
5758 | external symbol, and there is no constant, we want | |
5759 | lui $tempreg,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
5760 | add $tempreg,$tempreg,$gp | |
5761 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_LO16) | |
1abe91b1 | 5762 | or for lca or if tempreg is PIC_CALL_REG |
f5040a92 AO |
5763 | lui $tempreg,<sym> (BFD_RELOC_MIPS_CALL_HI16) |
5764 | add $tempreg,$tempreg,$gp | |
5765 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_CALL_LO16) | |
5766 | ||
5767 | If we have a small constant, and this is a reference to | |
5768 | an external symbol, we want | |
5769 | lui $tempreg,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
5770 | add $tempreg,$tempreg,$gp | |
5771 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_LO16) | |
5772 | addi $tempreg,$tempreg,<constant> | |
5773 | ||
5774 | If we have a large constant, and this is a reference to | |
5775 | an external symbol, we want | |
5776 | lui $tempreg,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
5777 | addu $tempreg,$tempreg,$gp | |
5778 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_LO16) | |
5779 | lui $at,<hiconstant> | |
5780 | addi $at,$at,<loconstant> | |
5781 | add $tempreg,$tempreg,$at | |
5782 | ||
5783 | If we have NewABI, and we know it's a local symbol, we want | |
5784 | lw $reg,<sym>($gp) (BFD_RELOC_MIPS_GOT_PAGE) | |
5785 | addiu $reg,$reg,<sym> (BFD_RELOC_MIPS_GOT_OFST) | |
5786 | otherwise we have to resort to GOT_HI16/GOT_LO16. */ | |
5787 | ||
4d7206a2 | 5788 | relax_start (offset_expr.X_add_symbol); |
f5040a92 | 5789 | |
4d7206a2 | 5790 | expr1.X_add_number = offset_expr.X_add_number; |
f5040a92 AO |
5791 | offset_expr.X_add_number = 0; |
5792 | ||
1abe91b1 MR |
5793 | if (expr1.X_add_number == 0 && breg == 0 |
5794 | && (call || tempreg == PIC_CALL_REG)) | |
f5040a92 AO |
5795 | { |
5796 | lui_reloc_type = (int) BFD_RELOC_MIPS_CALL_HI16; | |
5797 | lw_reloc_type = (int) BFD_RELOC_MIPS_CALL_LO16; | |
5798 | } | |
67c0d1eb RS |
5799 | macro_build (&offset_expr, "lui", "t,u", tempreg, lui_reloc_type); |
5800 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", | |
17a2f251 | 5801 | tempreg, tempreg, mips_gp_register); |
67c0d1eb RS |
5802 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", |
5803 | tempreg, lw_reloc_type, tempreg); | |
f5040a92 AO |
5804 | |
5805 | if (expr1.X_add_number == 0) | |
4d7206a2 | 5806 | ; |
f5040a92 AO |
5807 | else if (expr1.X_add_number >= -0x8000 |
5808 | && expr1.X_add_number < 0x8000) | |
5809 | { | |
67c0d1eb | 5810 | macro_build (&expr1, ADDRESS_ADDI_INSN, "t,r,j", |
17a2f251 | 5811 | tempreg, tempreg, BFD_RELOC_LO16); |
f5040a92 | 5812 | } |
ecd13cd3 | 5813 | else if (IS_SEXT_32BIT_NUM (expr1.X_add_number + 0x8000)) |
f5040a92 AO |
5814 | { |
5815 | int dreg; | |
5816 | ||
5817 | /* If we are going to add in a base register, and the | |
5818 | target register and the base register are the same, | |
5819 | then we are using AT as a temporary register. Since | |
5820 | we want to load the constant into AT, we add our | |
5821 | current AT (from the global offset table) and the | |
5822 | register into the register now, and pretend we were | |
5823 | not using a base register. */ | |
5824 | if (breg != treg) | |
5825 | dreg = tempreg; | |
5826 | else | |
5827 | { | |
5828 | assert (tempreg == AT); | |
67c0d1eb | 5829 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 5830 | treg, AT, breg); |
f5040a92 | 5831 | dreg = treg; |
67c0d1eb | 5832 | add_breg_early = 1; |
f5040a92 AO |
5833 | } |
5834 | ||
f6a22291 | 5835 | load_register (AT, &expr1, HAVE_64BIT_ADDRESSES); |
67c0d1eb | 5836 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", dreg, dreg, AT); |
f5040a92 | 5837 | |
f5040a92 AO |
5838 | used_at = 1; |
5839 | } | |
5840 | else | |
5841 | as_bad (_("PIC code offset overflow (max 32 signed bits)")); | |
5842 | ||
4d7206a2 | 5843 | relax_switch (); |
f5040a92 | 5844 | offset_expr.X_add_number = expr1.X_add_number; |
67c0d1eb RS |
5845 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
5846 | BFD_RELOC_MIPS_GOT_PAGE, mips_gp_register); | |
5847 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", tempreg, | |
5848 | tempreg, BFD_RELOC_MIPS_GOT_OFST); | |
5849 | if (add_breg_early) | |
f5040a92 | 5850 | { |
67c0d1eb | 5851 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 5852 | treg, tempreg, breg); |
f5040a92 AO |
5853 | breg = 0; |
5854 | tempreg = treg; | |
5855 | } | |
4d7206a2 | 5856 | relax_end (); |
f5040a92 | 5857 | } |
252b5132 RH |
5858 | else |
5859 | abort (); | |
5860 | ||
5861 | if (breg != 0) | |
aed1a261 | 5862 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", treg, tempreg, breg); |
252b5132 RH |
5863 | break; |
5864 | ||
5865 | case M_J_A: | |
5866 | /* The j instruction may not be used in PIC code, since it | |
5867 | requires an absolute address. We convert it to a b | |
5868 | instruction. */ | |
5869 | if (mips_pic == NO_PIC) | |
67c0d1eb | 5870 | macro_build (&offset_expr, "j", "a"); |
252b5132 | 5871 | else |
67c0d1eb | 5872 | macro_build (&offset_expr, "b", "p"); |
8fc2e39e | 5873 | break; |
252b5132 RH |
5874 | |
5875 | /* The jal instructions must be handled as macros because when | |
5876 | generating PIC code they expand to multi-instruction | |
5877 | sequences. Normally they are simple instructions. */ | |
5878 | case M_JAL_1: | |
5879 | dreg = RA; | |
5880 | /* Fall through. */ | |
5881 | case M_JAL_2: | |
3e722fb5 | 5882 | if (mips_pic == NO_PIC) |
67c0d1eb | 5883 | macro_build (NULL, "jalr", "d,s", dreg, sreg); |
0a44bf69 | 5884 | else |
252b5132 RH |
5885 | { |
5886 | if (sreg != PIC_CALL_REG) | |
5887 | as_warn (_("MIPS PIC call to register other than $25")); | |
bdaaa2e1 | 5888 | |
67c0d1eb | 5889 | macro_build (NULL, "jalr", "d,s", dreg, sreg); |
0a44bf69 | 5890 | if (mips_pic == SVR4_PIC && !HAVE_NEWABI) |
252b5132 | 5891 | { |
6478892d TS |
5892 | if (mips_cprestore_offset < 0) |
5893 | as_warn (_("No .cprestore pseudo-op used in PIC code")); | |
5894 | else | |
5895 | { | |
7a621144 DJ |
5896 | if (! mips_frame_reg_valid) |
5897 | { | |
5898 | as_warn (_("No .frame pseudo-op used in PIC code")); | |
5899 | /* Quiet this warning. */ | |
5900 | mips_frame_reg_valid = 1; | |
5901 | } | |
5902 | if (! mips_cprestore_valid) | |
5903 | { | |
5904 | as_warn (_("No .cprestore pseudo-op used in PIC code")); | |
5905 | /* Quiet this warning. */ | |
5906 | mips_cprestore_valid = 1; | |
5907 | } | |
6478892d | 5908 | expr1.X_add_number = mips_cprestore_offset; |
67c0d1eb | 5909 | macro_build_ldst_constoffset (&expr1, ADDRESS_LOAD_INSN, |
f899b4b8 | 5910 | mips_gp_register, |
256ab948 TS |
5911 | mips_frame_reg, |
5912 | HAVE_64BIT_ADDRESSES); | |
6478892d | 5913 | } |
252b5132 RH |
5914 | } |
5915 | } | |
252b5132 | 5916 | |
8fc2e39e | 5917 | break; |
252b5132 RH |
5918 | |
5919 | case M_JAL_A: | |
5920 | if (mips_pic == NO_PIC) | |
67c0d1eb | 5921 | macro_build (&offset_expr, "jal", "a"); |
252b5132 RH |
5922 | else if (mips_pic == SVR4_PIC) |
5923 | { | |
5924 | /* If this is a reference to an external symbol, and we are | |
5925 | using a small GOT, we want | |
5926 | lw $25,<sym>($gp) (BFD_RELOC_MIPS_CALL16) | |
5927 | nop | |
f9419b05 | 5928 | jalr $ra,$25 |
252b5132 RH |
5929 | nop |
5930 | lw $gp,cprestore($sp) | |
5931 | The cprestore value is set using the .cprestore | |
5932 | pseudo-op. If we are using a big GOT, we want | |
5933 | lui $25,<sym> (BFD_RELOC_MIPS_CALL_HI16) | |
5934 | addu $25,$25,$gp | |
5935 | lw $25,<sym>($25) (BFD_RELOC_MIPS_CALL_LO16) | |
5936 | nop | |
f9419b05 | 5937 | jalr $ra,$25 |
252b5132 RH |
5938 | nop |
5939 | lw $gp,cprestore($sp) | |
5940 | If the symbol is not external, we want | |
5941 | lw $25,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
5942 | nop | |
5943 | addiu $25,$25,<sym> (BFD_RELOC_LO16) | |
f9419b05 | 5944 | jalr $ra,$25 |
252b5132 | 5945 | nop |
438c16b8 | 5946 | lw $gp,cprestore($sp) |
f5040a92 AO |
5947 | |
5948 | For NewABI, we use the same CALL16 or CALL_HI16/CALL_LO16 | |
5949 | sequences above, minus nops, unless the symbol is local, | |
5950 | which enables us to use GOT_PAGE/GOT_OFST (big got) or | |
5951 | GOT_DISP. */ | |
438c16b8 | 5952 | if (HAVE_NEWABI) |
252b5132 | 5953 | { |
f5040a92 AO |
5954 | if (! mips_big_got) |
5955 | { | |
4d7206a2 | 5956 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb RS |
5957 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", |
5958 | PIC_CALL_REG, BFD_RELOC_MIPS_CALL16, | |
f5040a92 | 5959 | mips_gp_register); |
4d7206a2 | 5960 | relax_switch (); |
67c0d1eb RS |
5961 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", |
5962 | PIC_CALL_REG, BFD_RELOC_MIPS_GOT_DISP, | |
4d7206a2 RS |
5963 | mips_gp_register); |
5964 | relax_end (); | |
f5040a92 AO |
5965 | } |
5966 | else | |
5967 | { | |
4d7206a2 | 5968 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb RS |
5969 | macro_build (&offset_expr, "lui", "t,u", PIC_CALL_REG, |
5970 | BFD_RELOC_MIPS_CALL_HI16); | |
5971 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", PIC_CALL_REG, | |
5972 | PIC_CALL_REG, mips_gp_register); | |
5973 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", | |
5974 | PIC_CALL_REG, BFD_RELOC_MIPS_CALL_LO16, | |
5975 | PIC_CALL_REG); | |
4d7206a2 | 5976 | relax_switch (); |
67c0d1eb RS |
5977 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", |
5978 | PIC_CALL_REG, BFD_RELOC_MIPS_GOT_PAGE, | |
5979 | mips_gp_register); | |
5980 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", | |
5981 | PIC_CALL_REG, PIC_CALL_REG, | |
17a2f251 | 5982 | BFD_RELOC_MIPS_GOT_OFST); |
4d7206a2 | 5983 | relax_end (); |
f5040a92 | 5984 | } |
684022ea | 5985 | |
67c0d1eb | 5986 | macro_build_jalr (&offset_expr); |
252b5132 RH |
5987 | } |
5988 | else | |
5989 | { | |
4d7206a2 | 5990 | relax_start (offset_expr.X_add_symbol); |
438c16b8 TS |
5991 | if (! mips_big_got) |
5992 | { | |
67c0d1eb RS |
5993 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", |
5994 | PIC_CALL_REG, BFD_RELOC_MIPS_CALL16, | |
17a2f251 | 5995 | mips_gp_register); |
269137b2 | 5996 | load_delay_nop (); |
4d7206a2 | 5997 | relax_switch (); |
438c16b8 | 5998 | } |
252b5132 | 5999 | else |
252b5132 | 6000 | { |
67c0d1eb RS |
6001 | int gpdelay; |
6002 | ||
6003 | gpdelay = reg_needs_delay (mips_gp_register); | |
6004 | macro_build (&offset_expr, "lui", "t,u", PIC_CALL_REG, | |
6005 | BFD_RELOC_MIPS_CALL_HI16); | |
6006 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", PIC_CALL_REG, | |
6007 | PIC_CALL_REG, mips_gp_register); | |
6008 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", | |
6009 | PIC_CALL_REG, BFD_RELOC_MIPS_CALL_LO16, | |
6010 | PIC_CALL_REG); | |
269137b2 | 6011 | load_delay_nop (); |
4d7206a2 | 6012 | relax_switch (); |
67c0d1eb RS |
6013 | if (gpdelay) |
6014 | macro_build (NULL, "nop", ""); | |
252b5132 | 6015 | } |
67c0d1eb RS |
6016 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", |
6017 | PIC_CALL_REG, BFD_RELOC_MIPS_GOT16, | |
4d7206a2 | 6018 | mips_gp_register); |
269137b2 | 6019 | load_delay_nop (); |
67c0d1eb RS |
6020 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", |
6021 | PIC_CALL_REG, PIC_CALL_REG, BFD_RELOC_LO16); | |
4d7206a2 | 6022 | relax_end (); |
67c0d1eb | 6023 | macro_build_jalr (&offset_expr); |
438c16b8 | 6024 | |
6478892d TS |
6025 | if (mips_cprestore_offset < 0) |
6026 | as_warn (_("No .cprestore pseudo-op used in PIC code")); | |
6027 | else | |
6028 | { | |
7a621144 DJ |
6029 | if (! mips_frame_reg_valid) |
6030 | { | |
6031 | as_warn (_("No .frame pseudo-op used in PIC code")); | |
6032 | /* Quiet this warning. */ | |
6033 | mips_frame_reg_valid = 1; | |
6034 | } | |
6035 | if (! mips_cprestore_valid) | |
6036 | { | |
6037 | as_warn (_("No .cprestore pseudo-op used in PIC code")); | |
6038 | /* Quiet this warning. */ | |
6039 | mips_cprestore_valid = 1; | |
6040 | } | |
6478892d | 6041 | if (mips_opts.noreorder) |
67c0d1eb | 6042 | macro_build (NULL, "nop", ""); |
6478892d | 6043 | expr1.X_add_number = mips_cprestore_offset; |
67c0d1eb | 6044 | macro_build_ldst_constoffset (&expr1, ADDRESS_LOAD_INSN, |
f899b4b8 | 6045 | mips_gp_register, |
256ab948 TS |
6046 | mips_frame_reg, |
6047 | HAVE_64BIT_ADDRESSES); | |
6478892d | 6048 | } |
252b5132 RH |
6049 | } |
6050 | } | |
0a44bf69 RS |
6051 | else if (mips_pic == VXWORKS_PIC) |
6052 | as_bad (_("Non-PIC jump used in PIC library")); | |
252b5132 RH |
6053 | else |
6054 | abort (); | |
6055 | ||
8fc2e39e | 6056 | break; |
252b5132 RH |
6057 | |
6058 | case M_LB_AB: | |
6059 | s = "lb"; | |
6060 | goto ld; | |
6061 | case M_LBU_AB: | |
6062 | s = "lbu"; | |
6063 | goto ld; | |
6064 | case M_LH_AB: | |
6065 | s = "lh"; | |
6066 | goto ld; | |
6067 | case M_LHU_AB: | |
6068 | s = "lhu"; | |
6069 | goto ld; | |
6070 | case M_LW_AB: | |
6071 | s = "lw"; | |
6072 | goto ld; | |
6073 | case M_LWC0_AB: | |
6074 | s = "lwc0"; | |
bdaaa2e1 | 6075 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6076 | coproc = 1; |
6077 | goto ld; | |
6078 | case M_LWC1_AB: | |
6079 | s = "lwc1"; | |
bdaaa2e1 | 6080 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6081 | coproc = 1; |
6082 | goto ld; | |
6083 | case M_LWC2_AB: | |
6084 | s = "lwc2"; | |
bdaaa2e1 | 6085 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6086 | coproc = 1; |
6087 | goto ld; | |
6088 | case M_LWC3_AB: | |
6089 | s = "lwc3"; | |
bdaaa2e1 | 6090 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6091 | coproc = 1; |
6092 | goto ld; | |
6093 | case M_LWL_AB: | |
6094 | s = "lwl"; | |
6095 | lr = 1; | |
6096 | goto ld; | |
6097 | case M_LWR_AB: | |
6098 | s = "lwr"; | |
6099 | lr = 1; | |
6100 | goto ld; | |
6101 | case M_LDC1_AB: | |
fef14a42 | 6102 | if (mips_opts.arch == CPU_R4650) |
252b5132 RH |
6103 | { |
6104 | as_bad (_("opcode not supported on this processor")); | |
8fc2e39e | 6105 | break; |
252b5132 RH |
6106 | } |
6107 | s = "ldc1"; | |
bdaaa2e1 | 6108 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6109 | coproc = 1; |
6110 | goto ld; | |
6111 | case M_LDC2_AB: | |
6112 | s = "ldc2"; | |
bdaaa2e1 | 6113 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6114 | coproc = 1; |
6115 | goto ld; | |
6116 | case M_LDC3_AB: | |
6117 | s = "ldc3"; | |
bdaaa2e1 | 6118 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6119 | coproc = 1; |
6120 | goto ld; | |
6121 | case M_LDL_AB: | |
6122 | s = "ldl"; | |
6123 | lr = 1; | |
6124 | goto ld; | |
6125 | case M_LDR_AB: | |
6126 | s = "ldr"; | |
6127 | lr = 1; | |
6128 | goto ld; | |
6129 | case M_LL_AB: | |
6130 | s = "ll"; | |
6131 | goto ld; | |
6132 | case M_LLD_AB: | |
6133 | s = "lld"; | |
6134 | goto ld; | |
6135 | case M_LWU_AB: | |
6136 | s = "lwu"; | |
6137 | ld: | |
8fc2e39e | 6138 | if (breg == treg || coproc || lr) |
252b5132 RH |
6139 | { |
6140 | tempreg = AT; | |
6141 | used_at = 1; | |
6142 | } | |
6143 | else | |
6144 | { | |
6145 | tempreg = treg; | |
252b5132 RH |
6146 | } |
6147 | goto ld_st; | |
6148 | case M_SB_AB: | |
6149 | s = "sb"; | |
6150 | goto st; | |
6151 | case M_SH_AB: | |
6152 | s = "sh"; | |
6153 | goto st; | |
6154 | case M_SW_AB: | |
6155 | s = "sw"; | |
6156 | goto st; | |
6157 | case M_SWC0_AB: | |
6158 | s = "swc0"; | |
bdaaa2e1 | 6159 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6160 | coproc = 1; |
6161 | goto st; | |
6162 | case M_SWC1_AB: | |
6163 | s = "swc1"; | |
bdaaa2e1 | 6164 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6165 | coproc = 1; |
6166 | goto st; | |
6167 | case M_SWC2_AB: | |
6168 | s = "swc2"; | |
bdaaa2e1 | 6169 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6170 | coproc = 1; |
6171 | goto st; | |
6172 | case M_SWC3_AB: | |
6173 | s = "swc3"; | |
bdaaa2e1 | 6174 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6175 | coproc = 1; |
6176 | goto st; | |
6177 | case M_SWL_AB: | |
6178 | s = "swl"; | |
6179 | goto st; | |
6180 | case M_SWR_AB: | |
6181 | s = "swr"; | |
6182 | goto st; | |
6183 | case M_SC_AB: | |
6184 | s = "sc"; | |
6185 | goto st; | |
6186 | case M_SCD_AB: | |
6187 | s = "scd"; | |
6188 | goto st; | |
d43b4baf TS |
6189 | case M_CACHE_AB: |
6190 | s = "cache"; | |
6191 | goto st; | |
252b5132 | 6192 | case M_SDC1_AB: |
fef14a42 | 6193 | if (mips_opts.arch == CPU_R4650) |
252b5132 RH |
6194 | { |
6195 | as_bad (_("opcode not supported on this processor")); | |
8fc2e39e | 6196 | break; |
252b5132 RH |
6197 | } |
6198 | s = "sdc1"; | |
6199 | coproc = 1; | |
bdaaa2e1 | 6200 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6201 | goto st; |
6202 | case M_SDC2_AB: | |
6203 | s = "sdc2"; | |
bdaaa2e1 | 6204 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6205 | coproc = 1; |
6206 | goto st; | |
6207 | case M_SDC3_AB: | |
6208 | s = "sdc3"; | |
bdaaa2e1 | 6209 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6210 | coproc = 1; |
6211 | goto st; | |
6212 | case M_SDL_AB: | |
6213 | s = "sdl"; | |
6214 | goto st; | |
6215 | case M_SDR_AB: | |
6216 | s = "sdr"; | |
6217 | st: | |
8fc2e39e TS |
6218 | tempreg = AT; |
6219 | used_at = 1; | |
252b5132 | 6220 | ld_st: |
bdaaa2e1 | 6221 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6222 | if (mask == M_LWC1_AB |
6223 | || mask == M_SWC1_AB | |
6224 | || mask == M_LDC1_AB | |
6225 | || mask == M_SDC1_AB | |
6226 | || mask == M_L_DAB | |
6227 | || mask == M_S_DAB) | |
6228 | fmt = "T,o(b)"; | |
d43b4baf TS |
6229 | else if (mask == M_CACHE_AB) |
6230 | fmt = "k,o(b)"; | |
252b5132 RH |
6231 | else if (coproc) |
6232 | fmt = "E,o(b)"; | |
6233 | else | |
6234 | fmt = "t,o(b)"; | |
6235 | ||
6236 | if (offset_expr.X_op != O_constant | |
6237 | && offset_expr.X_op != O_symbol) | |
6238 | { | |
6239 | as_bad (_("expression too complex")); | |
6240 | offset_expr.X_op = O_constant; | |
6241 | } | |
6242 | ||
2051e8c4 MR |
6243 | if (HAVE_32BIT_ADDRESSES |
6244 | && !IS_SEXT_32BIT_NUM (offset_expr.X_add_number)) | |
55e08f71 NC |
6245 | { |
6246 | char value [32]; | |
6247 | ||
6248 | sprintf_vma (value, offset_expr.X_add_number); | |
20e1fcfd | 6249 | as_bad (_("Number (0x%s) larger than 32 bits"), value); |
55e08f71 | 6250 | } |
2051e8c4 | 6251 | |
252b5132 RH |
6252 | /* A constant expression in PIC code can be handled just as it |
6253 | is in non PIC code. */ | |
aed1a261 RS |
6254 | if (offset_expr.X_op == O_constant) |
6255 | { | |
aed1a261 RS |
6256 | expr1.X_add_number = ((offset_expr.X_add_number + 0x8000) |
6257 | & ~(bfd_vma) 0xffff); | |
2051e8c4 | 6258 | normalize_address_expr (&expr1); |
aed1a261 RS |
6259 | load_register (tempreg, &expr1, HAVE_64BIT_ADDRESSES); |
6260 | if (breg != 0) | |
6261 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", | |
6262 | tempreg, tempreg, breg); | |
6263 | macro_build (&offset_expr, s, fmt, treg, BFD_RELOC_LO16, tempreg); | |
6264 | } | |
6265 | else if (mips_pic == NO_PIC) | |
252b5132 RH |
6266 | { |
6267 | /* If this is a reference to a GP relative symbol, and there | |
6268 | is no base register, we want | |
cdf6fd85 | 6269 | <op> $treg,<sym>($gp) (BFD_RELOC_GPREL16) |
252b5132 RH |
6270 | Otherwise, if there is no base register, we want |
6271 | lui $tempreg,<sym> (BFD_RELOC_HI16_S) | |
6272 | <op> $treg,<sym>($tempreg) (BFD_RELOC_LO16) | |
6273 | If we have a constant, we need two instructions anyhow, | |
6274 | so we always use the latter form. | |
6275 | ||
6276 | If we have a base register, and this is a reference to a | |
6277 | GP relative symbol, we want | |
6278 | addu $tempreg,$breg,$gp | |
cdf6fd85 | 6279 | <op> $treg,<sym>($tempreg) (BFD_RELOC_GPREL16) |
252b5132 RH |
6280 | Otherwise we want |
6281 | lui $tempreg,<sym> (BFD_RELOC_HI16_S) | |
6282 | addu $tempreg,$tempreg,$breg | |
6283 | <op> $treg,<sym>($tempreg) (BFD_RELOC_LO16) | |
d6bc6245 | 6284 | With a constant we always use the latter case. |
76b3015f | 6285 | |
d6bc6245 TS |
6286 | With 64bit address space and no base register and $at usable, |
6287 | we want | |
6288 | lui $tempreg,<sym> (BFD_RELOC_MIPS_HIGHEST) | |
6289 | lui $at,<sym> (BFD_RELOC_HI16_S) | |
6290 | daddiu $tempreg,<sym> (BFD_RELOC_MIPS_HIGHER) | |
6291 | dsll32 $tempreg,0 | |
6292 | daddu $tempreg,$at | |
6293 | <op> $treg,<sym>($tempreg) (BFD_RELOC_LO16) | |
6294 | If we have a base register, we want | |
6295 | lui $tempreg,<sym> (BFD_RELOC_MIPS_HIGHEST) | |
6296 | lui $at,<sym> (BFD_RELOC_HI16_S) | |
6297 | daddiu $tempreg,<sym> (BFD_RELOC_MIPS_HIGHER) | |
6298 | daddu $at,$breg | |
6299 | dsll32 $tempreg,0 | |
6300 | daddu $tempreg,$at | |
6301 | <op> $treg,<sym>($tempreg) (BFD_RELOC_LO16) | |
6302 | ||
6303 | Without $at we can't generate the optimal path for superscalar | |
6304 | processors here since this would require two temporary registers. | |
6305 | lui $tempreg,<sym> (BFD_RELOC_MIPS_HIGHEST) | |
6306 | daddiu $tempreg,<sym> (BFD_RELOC_MIPS_HIGHER) | |
6307 | dsll $tempreg,16 | |
6308 | daddiu $tempreg,<sym> (BFD_RELOC_HI16_S) | |
6309 | dsll $tempreg,16 | |
6310 | <op> $treg,<sym>($tempreg) (BFD_RELOC_LO16) | |
6311 | If we have a base register, we want | |
6312 | lui $tempreg,<sym> (BFD_RELOC_MIPS_HIGHEST) | |
6313 | daddiu $tempreg,<sym> (BFD_RELOC_MIPS_HIGHER) | |
6314 | dsll $tempreg,16 | |
6315 | daddiu $tempreg,<sym> (BFD_RELOC_HI16_S) | |
6316 | dsll $tempreg,16 | |
6317 | daddu $tempreg,$tempreg,$breg | |
6318 | <op> $treg,<sym>($tempreg) (BFD_RELOC_LO16) | |
6373ee54 | 6319 | |
6caf9ef4 | 6320 | For GP relative symbols in 64bit address space we can use |
aed1a261 RS |
6321 | the same sequence as in 32bit address space. */ |
6322 | if (HAVE_64BIT_SYMBOLS) | |
d6bc6245 | 6323 | { |
aed1a261 | 6324 | if ((valueT) offset_expr.X_add_number <= MAX_GPREL_OFFSET |
6caf9ef4 TS |
6325 | && !nopic_need_relax (offset_expr.X_add_symbol, 1)) |
6326 | { | |
6327 | relax_start (offset_expr.X_add_symbol); | |
6328 | if (breg == 0) | |
6329 | { | |
6330 | macro_build (&offset_expr, s, fmt, treg, | |
6331 | BFD_RELOC_GPREL16, mips_gp_register); | |
6332 | } | |
6333 | else | |
6334 | { | |
6335 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", | |
6336 | tempreg, breg, mips_gp_register); | |
6337 | macro_build (&offset_expr, s, fmt, treg, | |
6338 | BFD_RELOC_GPREL16, tempreg); | |
6339 | } | |
6340 | relax_switch (); | |
6341 | } | |
d6bc6245 | 6342 | |
b8285c27 | 6343 | if (used_at == 0 && !mips_opts.noat) |
d6bc6245 | 6344 | { |
67c0d1eb RS |
6345 | macro_build (&offset_expr, "lui", "t,u", tempreg, |
6346 | BFD_RELOC_MIPS_HIGHEST); | |
6347 | macro_build (&offset_expr, "lui", "t,u", AT, | |
6348 | BFD_RELOC_HI16_S); | |
6349 | macro_build (&offset_expr, "daddiu", "t,r,j", tempreg, | |
6350 | tempreg, BFD_RELOC_MIPS_HIGHER); | |
d6bc6245 | 6351 | if (breg != 0) |
67c0d1eb RS |
6352 | macro_build (NULL, "daddu", "d,v,t", AT, AT, breg); |
6353 | macro_build (NULL, "dsll32", "d,w,<", tempreg, tempreg, 0); | |
6354 | macro_build (NULL, "daddu", "d,v,t", tempreg, tempreg, AT); | |
6355 | macro_build (&offset_expr, s, fmt, treg, BFD_RELOC_LO16, | |
6356 | tempreg); | |
d6bc6245 TS |
6357 | used_at = 1; |
6358 | } | |
6359 | else | |
6360 | { | |
67c0d1eb RS |
6361 | macro_build (&offset_expr, "lui", "t,u", tempreg, |
6362 | BFD_RELOC_MIPS_HIGHEST); | |
6363 | macro_build (&offset_expr, "daddiu", "t,r,j", tempreg, | |
6364 | tempreg, BFD_RELOC_MIPS_HIGHER); | |
6365 | macro_build (NULL, "dsll", "d,w,<", tempreg, tempreg, 16); | |
6366 | macro_build (&offset_expr, "daddiu", "t,r,j", tempreg, | |
6367 | tempreg, BFD_RELOC_HI16_S); | |
6368 | macro_build (NULL, "dsll", "d,w,<", tempreg, tempreg, 16); | |
d6bc6245 | 6369 | if (breg != 0) |
67c0d1eb | 6370 | macro_build (NULL, "daddu", "d,v,t", |
17a2f251 | 6371 | tempreg, tempreg, breg); |
67c0d1eb | 6372 | macro_build (&offset_expr, s, fmt, treg, |
17a2f251 | 6373 | BFD_RELOC_LO16, tempreg); |
d6bc6245 | 6374 | } |
6caf9ef4 TS |
6375 | |
6376 | if (mips_relax.sequence) | |
6377 | relax_end (); | |
8fc2e39e | 6378 | break; |
d6bc6245 | 6379 | } |
256ab948 | 6380 | |
252b5132 RH |
6381 | if (breg == 0) |
6382 | { | |
67c0d1eb | 6383 | if ((valueT) offset_expr.X_add_number <= MAX_GPREL_OFFSET |
6caf9ef4 | 6384 | && !nopic_need_relax (offset_expr.X_add_symbol, 1)) |
252b5132 | 6385 | { |
4d7206a2 | 6386 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb RS |
6387 | macro_build (&offset_expr, s, fmt, treg, BFD_RELOC_GPREL16, |
6388 | mips_gp_register); | |
4d7206a2 | 6389 | relax_switch (); |
252b5132 | 6390 | } |
67c0d1eb RS |
6391 | macro_build_lui (&offset_expr, tempreg); |
6392 | macro_build (&offset_expr, s, fmt, treg, | |
17a2f251 | 6393 | BFD_RELOC_LO16, tempreg); |
4d7206a2 RS |
6394 | if (mips_relax.sequence) |
6395 | relax_end (); | |
252b5132 RH |
6396 | } |
6397 | else | |
6398 | { | |
67c0d1eb | 6399 | if ((valueT) offset_expr.X_add_number <= MAX_GPREL_OFFSET |
6caf9ef4 | 6400 | && !nopic_need_relax (offset_expr.X_add_symbol, 1)) |
252b5132 | 6401 | { |
4d7206a2 | 6402 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb | 6403 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 6404 | tempreg, breg, mips_gp_register); |
67c0d1eb | 6405 | macro_build (&offset_expr, s, fmt, treg, |
17a2f251 | 6406 | BFD_RELOC_GPREL16, tempreg); |
4d7206a2 | 6407 | relax_switch (); |
252b5132 | 6408 | } |
67c0d1eb RS |
6409 | macro_build_lui (&offset_expr, tempreg); |
6410 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", | |
17a2f251 | 6411 | tempreg, tempreg, breg); |
67c0d1eb | 6412 | macro_build (&offset_expr, s, fmt, treg, |
17a2f251 | 6413 | BFD_RELOC_LO16, tempreg); |
4d7206a2 RS |
6414 | if (mips_relax.sequence) |
6415 | relax_end (); | |
252b5132 RH |
6416 | } |
6417 | } | |
0a44bf69 | 6418 | else if (!mips_big_got) |
252b5132 | 6419 | { |
ed6fb7bd | 6420 | int lw_reloc_type = (int) BFD_RELOC_MIPS_GOT16; |
f9419b05 | 6421 | |
252b5132 RH |
6422 | /* If this is a reference to an external symbol, we want |
6423 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
6424 | nop | |
6425 | <op> $treg,0($tempreg) | |
6426 | Otherwise we want | |
6427 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
6428 | nop | |
6429 | addiu $tempreg,$tempreg,<sym> (BFD_RELOC_LO16) | |
6430 | <op> $treg,0($tempreg) | |
f5040a92 AO |
6431 | |
6432 | For NewABI, we want | |
6433 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT_PAGE) | |
6434 | <op> $treg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_OFST) | |
6435 | ||
252b5132 RH |
6436 | If there is a base register, we add it to $tempreg before |
6437 | the <op>. If there is a constant, we stick it in the | |
6438 | <op> instruction. We don't handle constants larger than | |
6439 | 16 bits, because we have no way to load the upper 16 bits | |
6440 | (actually, we could handle them for the subset of cases | |
6441 | in which we are not using $at). */ | |
6442 | assert (offset_expr.X_op == O_symbol); | |
f5040a92 AO |
6443 | if (HAVE_NEWABI) |
6444 | { | |
67c0d1eb RS |
6445 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
6446 | BFD_RELOC_MIPS_GOT_PAGE, mips_gp_register); | |
f5040a92 | 6447 | if (breg != 0) |
67c0d1eb | 6448 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 6449 | tempreg, tempreg, breg); |
67c0d1eb | 6450 | macro_build (&offset_expr, s, fmt, treg, |
17a2f251 | 6451 | BFD_RELOC_MIPS_GOT_OFST, tempreg); |
f5040a92 AO |
6452 | break; |
6453 | } | |
252b5132 RH |
6454 | expr1.X_add_number = offset_expr.X_add_number; |
6455 | offset_expr.X_add_number = 0; | |
6456 | if (expr1.X_add_number < -0x8000 | |
6457 | || expr1.X_add_number >= 0x8000) | |
6458 | as_bad (_("PIC code offset overflow (max 16 signed bits)")); | |
67c0d1eb RS |
6459 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
6460 | lw_reloc_type, mips_gp_register); | |
269137b2 | 6461 | load_delay_nop (); |
4d7206a2 RS |
6462 | relax_start (offset_expr.X_add_symbol); |
6463 | relax_switch (); | |
67c0d1eb RS |
6464 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", tempreg, |
6465 | tempreg, BFD_RELOC_LO16); | |
4d7206a2 | 6466 | relax_end (); |
252b5132 | 6467 | if (breg != 0) |
67c0d1eb | 6468 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 6469 | tempreg, tempreg, breg); |
67c0d1eb | 6470 | macro_build (&expr1, s, fmt, treg, BFD_RELOC_LO16, tempreg); |
252b5132 | 6471 | } |
0a44bf69 | 6472 | else if (mips_big_got && !HAVE_NEWABI) |
252b5132 | 6473 | { |
67c0d1eb | 6474 | int gpdelay; |
252b5132 RH |
6475 | |
6476 | /* If this is a reference to an external symbol, we want | |
6477 | lui $tempreg,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
6478 | addu $tempreg,$tempreg,$gp | |
6479 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_LO16) | |
6480 | <op> $treg,0($tempreg) | |
6481 | Otherwise we want | |
6482 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
6483 | nop | |
6484 | addiu $tempreg,$tempreg,<sym> (BFD_RELOC_LO16) | |
6485 | <op> $treg,0($tempreg) | |
6486 | If there is a base register, we add it to $tempreg before | |
6487 | the <op>. If there is a constant, we stick it in the | |
6488 | <op> instruction. We don't handle constants larger than | |
6489 | 16 bits, because we have no way to load the upper 16 bits | |
6490 | (actually, we could handle them for the subset of cases | |
f5040a92 | 6491 | in which we are not using $at). */ |
252b5132 RH |
6492 | assert (offset_expr.X_op == O_symbol); |
6493 | expr1.X_add_number = offset_expr.X_add_number; | |
6494 | offset_expr.X_add_number = 0; | |
6495 | if (expr1.X_add_number < -0x8000 | |
6496 | || expr1.X_add_number >= 0x8000) | |
6497 | as_bad (_("PIC code offset overflow (max 16 signed bits)")); | |
67c0d1eb | 6498 | gpdelay = reg_needs_delay (mips_gp_register); |
4d7206a2 | 6499 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb | 6500 | macro_build (&offset_expr, "lui", "t,u", tempreg, |
17a2f251 | 6501 | BFD_RELOC_MIPS_GOT_HI16); |
67c0d1eb RS |
6502 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", tempreg, tempreg, |
6503 | mips_gp_register); | |
6504 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, | |
6505 | BFD_RELOC_MIPS_GOT_LO16, tempreg); | |
4d7206a2 | 6506 | relax_switch (); |
67c0d1eb RS |
6507 | if (gpdelay) |
6508 | macro_build (NULL, "nop", ""); | |
6509 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, | |
6510 | BFD_RELOC_MIPS_GOT16, mips_gp_register); | |
269137b2 | 6511 | load_delay_nop (); |
67c0d1eb RS |
6512 | macro_build (&offset_expr, ADDRESS_ADDI_INSN, "t,r,j", tempreg, |
6513 | tempreg, BFD_RELOC_LO16); | |
4d7206a2 RS |
6514 | relax_end (); |
6515 | ||
252b5132 | 6516 | if (breg != 0) |
67c0d1eb | 6517 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 6518 | tempreg, tempreg, breg); |
67c0d1eb | 6519 | macro_build (&expr1, s, fmt, treg, BFD_RELOC_LO16, tempreg); |
252b5132 | 6520 | } |
0a44bf69 | 6521 | else if (mips_big_got && HAVE_NEWABI) |
f5040a92 | 6522 | { |
f5040a92 AO |
6523 | /* If this is a reference to an external symbol, we want |
6524 | lui $tempreg,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
6525 | add $tempreg,$tempreg,$gp | |
6526 | lw $tempreg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_LO16) | |
6527 | <op> $treg,<ofst>($tempreg) | |
6528 | Otherwise, for local symbols, we want: | |
6529 | lw $tempreg,<sym>($gp) (BFD_RELOC_MIPS_GOT_PAGE) | |
6530 | <op> $treg,<sym>($tempreg) (BFD_RELOC_MIPS_GOT_OFST) */ | |
6531 | assert (offset_expr.X_op == O_symbol); | |
4d7206a2 | 6532 | expr1.X_add_number = offset_expr.X_add_number; |
f5040a92 AO |
6533 | offset_expr.X_add_number = 0; |
6534 | if (expr1.X_add_number < -0x8000 | |
6535 | || expr1.X_add_number >= 0x8000) | |
6536 | as_bad (_("PIC code offset overflow (max 16 signed bits)")); | |
4d7206a2 | 6537 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb | 6538 | macro_build (&offset_expr, "lui", "t,u", tempreg, |
17a2f251 | 6539 | BFD_RELOC_MIPS_GOT_HI16); |
67c0d1eb RS |
6540 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", tempreg, tempreg, |
6541 | mips_gp_register); | |
6542 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, | |
6543 | BFD_RELOC_MIPS_GOT_LO16, tempreg); | |
f5040a92 | 6544 | if (breg != 0) |
67c0d1eb | 6545 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 6546 | tempreg, tempreg, breg); |
67c0d1eb | 6547 | macro_build (&expr1, s, fmt, treg, BFD_RELOC_LO16, tempreg); |
684022ea | 6548 | |
4d7206a2 | 6549 | relax_switch (); |
f5040a92 | 6550 | offset_expr.X_add_number = expr1.X_add_number; |
67c0d1eb RS |
6551 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", tempreg, |
6552 | BFD_RELOC_MIPS_GOT_PAGE, mips_gp_register); | |
f5040a92 | 6553 | if (breg != 0) |
67c0d1eb | 6554 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 6555 | tempreg, tempreg, breg); |
67c0d1eb | 6556 | macro_build (&offset_expr, s, fmt, treg, |
17a2f251 | 6557 | BFD_RELOC_MIPS_GOT_OFST, tempreg); |
4d7206a2 | 6558 | relax_end (); |
f5040a92 | 6559 | } |
252b5132 RH |
6560 | else |
6561 | abort (); | |
6562 | ||
252b5132 RH |
6563 | break; |
6564 | ||
6565 | case M_LI: | |
6566 | case M_LI_S: | |
67c0d1eb | 6567 | load_register (treg, &imm_expr, 0); |
8fc2e39e | 6568 | break; |
252b5132 RH |
6569 | |
6570 | case M_DLI: | |
67c0d1eb | 6571 | load_register (treg, &imm_expr, 1); |
8fc2e39e | 6572 | break; |
252b5132 RH |
6573 | |
6574 | case M_LI_SS: | |
6575 | if (imm_expr.X_op == O_constant) | |
6576 | { | |
8fc2e39e | 6577 | used_at = 1; |
67c0d1eb RS |
6578 | load_register (AT, &imm_expr, 0); |
6579 | macro_build (NULL, "mtc1", "t,G", AT, treg); | |
252b5132 RH |
6580 | break; |
6581 | } | |
6582 | else | |
6583 | { | |
6584 | assert (offset_expr.X_op == O_symbol | |
6585 | && strcmp (segment_name (S_GET_SEGMENT | |
6586 | (offset_expr.X_add_symbol)), | |
6587 | ".lit4") == 0 | |
6588 | && offset_expr.X_add_number == 0); | |
67c0d1eb | 6589 | macro_build (&offset_expr, "lwc1", "T,o(b)", treg, |
17a2f251 | 6590 | BFD_RELOC_MIPS_LITERAL, mips_gp_register); |
8fc2e39e | 6591 | break; |
252b5132 RH |
6592 | } |
6593 | ||
6594 | case M_LI_D: | |
ca4e0257 RS |
6595 | /* Check if we have a constant in IMM_EXPR. If the GPRs are 64 bits |
6596 | wide, IMM_EXPR is the entire value. Otherwise IMM_EXPR is the high | |
6597 | order 32 bits of the value and the low order 32 bits are either | |
6598 | zero or in OFFSET_EXPR. */ | |
252b5132 RH |
6599 | if (imm_expr.X_op == O_constant || imm_expr.X_op == O_big) |
6600 | { | |
ca4e0257 | 6601 | if (HAVE_64BIT_GPRS) |
67c0d1eb | 6602 | load_register (treg, &imm_expr, 1); |
252b5132 RH |
6603 | else |
6604 | { | |
6605 | int hreg, lreg; | |
6606 | ||
6607 | if (target_big_endian) | |
6608 | { | |
6609 | hreg = treg; | |
6610 | lreg = treg + 1; | |
6611 | } | |
6612 | else | |
6613 | { | |
6614 | hreg = treg + 1; | |
6615 | lreg = treg; | |
6616 | } | |
6617 | ||
6618 | if (hreg <= 31) | |
67c0d1eb | 6619 | load_register (hreg, &imm_expr, 0); |
252b5132 RH |
6620 | if (lreg <= 31) |
6621 | { | |
6622 | if (offset_expr.X_op == O_absent) | |
67c0d1eb | 6623 | move_register (lreg, 0); |
252b5132 RH |
6624 | else |
6625 | { | |
6626 | assert (offset_expr.X_op == O_constant); | |
67c0d1eb | 6627 | load_register (lreg, &offset_expr, 0); |
252b5132 RH |
6628 | } |
6629 | } | |
6630 | } | |
8fc2e39e | 6631 | break; |
252b5132 RH |
6632 | } |
6633 | ||
6634 | /* We know that sym is in the .rdata section. First we get the | |
6635 | upper 16 bits of the address. */ | |
6636 | if (mips_pic == NO_PIC) | |
6637 | { | |
67c0d1eb | 6638 | macro_build_lui (&offset_expr, AT); |
8fc2e39e | 6639 | used_at = 1; |
252b5132 | 6640 | } |
0a44bf69 | 6641 | else |
252b5132 | 6642 | { |
67c0d1eb RS |
6643 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", AT, |
6644 | BFD_RELOC_MIPS_GOT16, mips_gp_register); | |
8fc2e39e | 6645 | used_at = 1; |
252b5132 | 6646 | } |
bdaaa2e1 | 6647 | |
252b5132 | 6648 | /* Now we load the register(s). */ |
ca4e0257 | 6649 | if (HAVE_64BIT_GPRS) |
8fc2e39e TS |
6650 | { |
6651 | used_at = 1; | |
6652 | macro_build (&offset_expr, "ld", "t,o(b)", treg, BFD_RELOC_LO16, AT); | |
6653 | } | |
252b5132 RH |
6654 | else |
6655 | { | |
8fc2e39e | 6656 | used_at = 1; |
67c0d1eb | 6657 | macro_build (&offset_expr, "lw", "t,o(b)", treg, BFD_RELOC_LO16, AT); |
f9419b05 | 6658 | if (treg != RA) |
252b5132 RH |
6659 | { |
6660 | /* FIXME: How in the world do we deal with the possible | |
6661 | overflow here? */ | |
6662 | offset_expr.X_add_number += 4; | |
67c0d1eb | 6663 | macro_build (&offset_expr, "lw", "t,o(b)", |
17a2f251 | 6664 | treg + 1, BFD_RELOC_LO16, AT); |
252b5132 RH |
6665 | } |
6666 | } | |
252b5132 RH |
6667 | break; |
6668 | ||
6669 | case M_LI_DD: | |
ca4e0257 RS |
6670 | /* Check if we have a constant in IMM_EXPR. If the FPRs are 64 bits |
6671 | wide, IMM_EXPR is the entire value and the GPRs are known to be 64 | |
6672 | bits wide as well. Otherwise IMM_EXPR is the high order 32 bits of | |
6673 | the value and the low order 32 bits are either zero or in | |
6674 | OFFSET_EXPR. */ | |
252b5132 RH |
6675 | if (imm_expr.X_op == O_constant || imm_expr.X_op == O_big) |
6676 | { | |
8fc2e39e | 6677 | used_at = 1; |
67c0d1eb | 6678 | load_register (AT, &imm_expr, HAVE_64BIT_FPRS); |
ca4e0257 RS |
6679 | if (HAVE_64BIT_FPRS) |
6680 | { | |
6681 | assert (HAVE_64BIT_GPRS); | |
67c0d1eb | 6682 | macro_build (NULL, "dmtc1", "t,S", AT, treg); |
ca4e0257 | 6683 | } |
252b5132 RH |
6684 | else |
6685 | { | |
67c0d1eb | 6686 | macro_build (NULL, "mtc1", "t,G", AT, treg + 1); |
252b5132 | 6687 | if (offset_expr.X_op == O_absent) |
67c0d1eb | 6688 | macro_build (NULL, "mtc1", "t,G", 0, treg); |
252b5132 RH |
6689 | else |
6690 | { | |
6691 | assert (offset_expr.X_op == O_constant); | |
67c0d1eb RS |
6692 | load_register (AT, &offset_expr, 0); |
6693 | macro_build (NULL, "mtc1", "t,G", AT, treg); | |
252b5132 RH |
6694 | } |
6695 | } | |
6696 | break; | |
6697 | } | |
6698 | ||
6699 | assert (offset_expr.X_op == O_symbol | |
6700 | && offset_expr.X_add_number == 0); | |
6701 | s = segment_name (S_GET_SEGMENT (offset_expr.X_add_symbol)); | |
6702 | if (strcmp (s, ".lit8") == 0) | |
6703 | { | |
e7af610e | 6704 | if (mips_opts.isa != ISA_MIPS1) |
252b5132 | 6705 | { |
67c0d1eb | 6706 | macro_build (&offset_expr, "ldc1", "T,o(b)", treg, |
17a2f251 | 6707 | BFD_RELOC_MIPS_LITERAL, mips_gp_register); |
8fc2e39e | 6708 | break; |
252b5132 | 6709 | } |
c9914766 | 6710 | breg = mips_gp_register; |
252b5132 RH |
6711 | r = BFD_RELOC_MIPS_LITERAL; |
6712 | goto dob; | |
6713 | } | |
6714 | else | |
6715 | { | |
6716 | assert (strcmp (s, RDATA_SECTION_NAME) == 0); | |
8fc2e39e | 6717 | used_at = 1; |
0a44bf69 | 6718 | if (mips_pic != NO_PIC) |
67c0d1eb RS |
6719 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", AT, |
6720 | BFD_RELOC_MIPS_GOT16, mips_gp_register); | |
252b5132 RH |
6721 | else |
6722 | { | |
6723 | /* FIXME: This won't work for a 64 bit address. */ | |
67c0d1eb | 6724 | macro_build_lui (&offset_expr, AT); |
252b5132 | 6725 | } |
bdaaa2e1 | 6726 | |
e7af610e | 6727 | if (mips_opts.isa != ISA_MIPS1) |
252b5132 | 6728 | { |
67c0d1eb RS |
6729 | macro_build (&offset_expr, "ldc1", "T,o(b)", |
6730 | treg, BFD_RELOC_LO16, AT); | |
252b5132 RH |
6731 | break; |
6732 | } | |
6733 | breg = AT; | |
6734 | r = BFD_RELOC_LO16; | |
6735 | goto dob; | |
6736 | } | |
6737 | ||
6738 | case M_L_DOB: | |
fef14a42 | 6739 | if (mips_opts.arch == CPU_R4650) |
252b5132 RH |
6740 | { |
6741 | as_bad (_("opcode not supported on this processor")); | |
8fc2e39e | 6742 | break; |
252b5132 RH |
6743 | } |
6744 | /* Even on a big endian machine $fn comes before $fn+1. We have | |
6745 | to adjust when loading from memory. */ | |
6746 | r = BFD_RELOC_LO16; | |
6747 | dob: | |
e7af610e | 6748 | assert (mips_opts.isa == ISA_MIPS1); |
67c0d1eb | 6749 | macro_build (&offset_expr, "lwc1", "T,o(b)", |
17a2f251 | 6750 | target_big_endian ? treg + 1 : treg, r, breg); |
252b5132 RH |
6751 | /* FIXME: A possible overflow which I don't know how to deal |
6752 | with. */ | |
6753 | offset_expr.X_add_number += 4; | |
67c0d1eb | 6754 | macro_build (&offset_expr, "lwc1", "T,o(b)", |
17a2f251 | 6755 | target_big_endian ? treg : treg + 1, r, breg); |
252b5132 RH |
6756 | break; |
6757 | ||
6758 | case M_L_DAB: | |
6759 | /* | |
6760 | * The MIPS assembler seems to check for X_add_number not | |
6761 | * being double aligned and generating: | |
6762 | * lui at,%hi(foo+1) | |
6763 | * addu at,at,v1 | |
6764 | * addiu at,at,%lo(foo+1) | |
6765 | * lwc1 f2,0(at) | |
6766 | * lwc1 f3,4(at) | |
6767 | * But, the resulting address is the same after relocation so why | |
6768 | * generate the extra instruction? | |
6769 | */ | |
fef14a42 | 6770 | if (mips_opts.arch == CPU_R4650) |
252b5132 RH |
6771 | { |
6772 | as_bad (_("opcode not supported on this processor")); | |
8fc2e39e | 6773 | break; |
252b5132 | 6774 | } |
bdaaa2e1 | 6775 | /* Itbl support may require additional care here. */ |
252b5132 | 6776 | coproc = 1; |
e7af610e | 6777 | if (mips_opts.isa != ISA_MIPS1) |
252b5132 RH |
6778 | { |
6779 | s = "ldc1"; | |
6780 | goto ld; | |
6781 | } | |
6782 | ||
6783 | s = "lwc1"; | |
6784 | fmt = "T,o(b)"; | |
6785 | goto ldd_std; | |
6786 | ||
6787 | case M_S_DAB: | |
fef14a42 | 6788 | if (mips_opts.arch == CPU_R4650) |
252b5132 RH |
6789 | { |
6790 | as_bad (_("opcode not supported on this processor")); | |
8fc2e39e | 6791 | break; |
252b5132 RH |
6792 | } |
6793 | ||
e7af610e | 6794 | if (mips_opts.isa != ISA_MIPS1) |
252b5132 RH |
6795 | { |
6796 | s = "sdc1"; | |
6797 | goto st; | |
6798 | } | |
6799 | ||
6800 | s = "swc1"; | |
6801 | fmt = "T,o(b)"; | |
bdaaa2e1 | 6802 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6803 | coproc = 1; |
6804 | goto ldd_std; | |
6805 | ||
6806 | case M_LD_AB: | |
ca4e0257 | 6807 | if (HAVE_64BIT_GPRS) |
252b5132 RH |
6808 | { |
6809 | s = "ld"; | |
6810 | goto ld; | |
6811 | } | |
6812 | ||
6813 | s = "lw"; | |
6814 | fmt = "t,o(b)"; | |
6815 | goto ldd_std; | |
6816 | ||
6817 | case M_SD_AB: | |
ca4e0257 | 6818 | if (HAVE_64BIT_GPRS) |
252b5132 RH |
6819 | { |
6820 | s = "sd"; | |
6821 | goto st; | |
6822 | } | |
6823 | ||
6824 | s = "sw"; | |
6825 | fmt = "t,o(b)"; | |
6826 | ||
6827 | ldd_std: | |
6828 | if (offset_expr.X_op != O_symbol | |
6829 | && offset_expr.X_op != O_constant) | |
6830 | { | |
6831 | as_bad (_("expression too complex")); | |
6832 | offset_expr.X_op = O_constant; | |
6833 | } | |
6834 | ||
2051e8c4 MR |
6835 | if (HAVE_32BIT_ADDRESSES |
6836 | && !IS_SEXT_32BIT_NUM (offset_expr.X_add_number)) | |
55e08f71 NC |
6837 | { |
6838 | char value [32]; | |
6839 | ||
6840 | sprintf_vma (value, offset_expr.X_add_number); | |
20e1fcfd | 6841 | as_bad (_("Number (0x%s) larger than 32 bits"), value); |
55e08f71 | 6842 | } |
2051e8c4 | 6843 | |
252b5132 RH |
6844 | /* Even on a big endian machine $fn comes before $fn+1. We have |
6845 | to adjust when loading from memory. We set coproc if we must | |
6846 | load $fn+1 first. */ | |
bdaaa2e1 | 6847 | /* Itbl support may require additional care here. */ |
252b5132 RH |
6848 | if (! target_big_endian) |
6849 | coproc = 0; | |
6850 | ||
6851 | if (mips_pic == NO_PIC | |
6852 | || offset_expr.X_op == O_constant) | |
6853 | { | |
6854 | /* If this is a reference to a GP relative symbol, we want | |
cdf6fd85 TS |
6855 | <op> $treg,<sym>($gp) (BFD_RELOC_GPREL16) |
6856 | <op> $treg+1,<sym>+4($gp) (BFD_RELOC_GPREL16) | |
252b5132 RH |
6857 | If we have a base register, we use this |
6858 | addu $at,$breg,$gp | |
cdf6fd85 TS |
6859 | <op> $treg,<sym>($at) (BFD_RELOC_GPREL16) |
6860 | <op> $treg+1,<sym>+4($at) (BFD_RELOC_GPREL16) | |
252b5132 RH |
6861 | If this is not a GP relative symbol, we want |
6862 | lui $at,<sym> (BFD_RELOC_HI16_S) | |
6863 | <op> $treg,<sym>($at) (BFD_RELOC_LO16) | |
6864 | <op> $treg+1,<sym>+4($at) (BFD_RELOC_LO16) | |
6865 | If there is a base register, we add it to $at after the | |
6866 | lui instruction. If there is a constant, we always use | |
6867 | the last case. */ | |
39a59cf8 MR |
6868 | if (offset_expr.X_op == O_symbol |
6869 | && (valueT) offset_expr.X_add_number <= MAX_GPREL_OFFSET | |
6caf9ef4 | 6870 | && !nopic_need_relax (offset_expr.X_add_symbol, 1)) |
252b5132 | 6871 | { |
4d7206a2 | 6872 | relax_start (offset_expr.X_add_symbol); |
252b5132 RH |
6873 | if (breg == 0) |
6874 | { | |
c9914766 | 6875 | tempreg = mips_gp_register; |
252b5132 RH |
6876 | } |
6877 | else | |
6878 | { | |
67c0d1eb | 6879 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", |
17a2f251 | 6880 | AT, breg, mips_gp_register); |
252b5132 | 6881 | tempreg = AT; |
252b5132 RH |
6882 | used_at = 1; |
6883 | } | |
6884 | ||
beae10d5 | 6885 | /* Itbl support may require additional care here. */ |
67c0d1eb | 6886 | macro_build (&offset_expr, s, fmt, coproc ? treg + 1 : treg, |
17a2f251 | 6887 | BFD_RELOC_GPREL16, tempreg); |
252b5132 RH |
6888 | offset_expr.X_add_number += 4; |
6889 | ||
6890 | /* Set mips_optimize to 2 to avoid inserting an | |
6891 | undesired nop. */ | |
6892 | hold_mips_optimize = mips_optimize; | |
6893 | mips_optimize = 2; | |
beae10d5 | 6894 | /* Itbl support may require additional care here. */ |
67c0d1eb | 6895 | macro_build (&offset_expr, s, fmt, coproc ? treg : treg + 1, |
17a2f251 | 6896 | BFD_RELOC_GPREL16, tempreg); |
252b5132 RH |
6897 | mips_optimize = hold_mips_optimize; |
6898 | ||
4d7206a2 | 6899 | relax_switch (); |
252b5132 RH |
6900 | |
6901 | /* We just generated two relocs. When tc_gen_reloc | |
6902 | handles this case, it will skip the first reloc and | |
6903 | handle the second. The second reloc already has an | |
6904 | extra addend of 4, which we added above. We must | |
6905 | subtract it out, and then subtract another 4 to make | |
6906 | the first reloc come out right. The second reloc | |
6907 | will come out right because we are going to add 4 to | |
6908 | offset_expr when we build its instruction below. | |
6909 | ||
6910 | If we have a symbol, then we don't want to include | |
6911 | the offset, because it will wind up being included | |
6912 | when we generate the reloc. */ | |
6913 | ||
6914 | if (offset_expr.X_op == O_constant) | |
6915 | offset_expr.X_add_number -= 8; | |
6916 | else | |
6917 | { | |
6918 | offset_expr.X_add_number = -4; | |
6919 | offset_expr.X_op = O_constant; | |
6920 | } | |
6921 | } | |
8fc2e39e | 6922 | used_at = 1; |
67c0d1eb | 6923 | macro_build_lui (&offset_expr, AT); |
252b5132 | 6924 | if (breg != 0) |
67c0d1eb | 6925 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", AT, breg, AT); |
beae10d5 | 6926 | /* Itbl support may require additional care here. */ |
67c0d1eb | 6927 | macro_build (&offset_expr, s, fmt, coproc ? treg + 1 : treg, |
17a2f251 | 6928 | BFD_RELOC_LO16, AT); |
252b5132 RH |
6929 | /* FIXME: How do we handle overflow here? */ |
6930 | offset_expr.X_add_number += 4; | |
beae10d5 | 6931 | /* Itbl support may require additional care here. */ |
67c0d1eb | 6932 | macro_build (&offset_expr, s, fmt, coproc ? treg : treg + 1, |
17a2f251 | 6933 | BFD_RELOC_LO16, AT); |
4d7206a2 RS |
6934 | if (mips_relax.sequence) |
6935 | relax_end (); | |
bdaaa2e1 | 6936 | } |
0a44bf69 | 6937 | else if (!mips_big_got) |
252b5132 | 6938 | { |
252b5132 RH |
6939 | /* If this is a reference to an external symbol, we want |
6940 | lw $at,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
6941 | nop | |
6942 | <op> $treg,0($at) | |
6943 | <op> $treg+1,4($at) | |
6944 | Otherwise we want | |
6945 | lw $at,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
6946 | nop | |
6947 | <op> $treg,<sym>($at) (BFD_RELOC_LO16) | |
6948 | <op> $treg+1,<sym>+4($at) (BFD_RELOC_LO16) | |
6949 | If there is a base register we add it to $at before the | |
6950 | lwc1 instructions. If there is a constant we include it | |
6951 | in the lwc1 instructions. */ | |
6952 | used_at = 1; | |
6953 | expr1.X_add_number = offset_expr.X_add_number; | |
252b5132 RH |
6954 | if (expr1.X_add_number < -0x8000 |
6955 | || expr1.X_add_number >= 0x8000 - 4) | |
6956 | as_bad (_("PIC code offset overflow (max 16 signed bits)")); | |
67c0d1eb | 6957 | load_got_offset (AT, &offset_expr); |
269137b2 | 6958 | load_delay_nop (); |
252b5132 | 6959 | if (breg != 0) |
67c0d1eb | 6960 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", AT, breg, AT); |
252b5132 RH |
6961 | |
6962 | /* Set mips_optimize to 2 to avoid inserting an undesired | |
6963 | nop. */ | |
6964 | hold_mips_optimize = mips_optimize; | |
6965 | mips_optimize = 2; | |
4d7206a2 | 6966 | |
beae10d5 | 6967 | /* Itbl support may require additional care here. */ |
4d7206a2 | 6968 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb RS |
6969 | macro_build (&expr1, s, fmt, coproc ? treg + 1 : treg, |
6970 | BFD_RELOC_LO16, AT); | |
4d7206a2 | 6971 | expr1.X_add_number += 4; |
67c0d1eb RS |
6972 | macro_build (&expr1, s, fmt, coproc ? treg : treg + 1, |
6973 | BFD_RELOC_LO16, AT); | |
4d7206a2 | 6974 | relax_switch (); |
67c0d1eb RS |
6975 | macro_build (&offset_expr, s, fmt, coproc ? treg + 1 : treg, |
6976 | BFD_RELOC_LO16, AT); | |
4d7206a2 | 6977 | offset_expr.X_add_number += 4; |
67c0d1eb RS |
6978 | macro_build (&offset_expr, s, fmt, coproc ? treg : treg + 1, |
6979 | BFD_RELOC_LO16, AT); | |
4d7206a2 | 6980 | relax_end (); |
252b5132 | 6981 | |
4d7206a2 | 6982 | mips_optimize = hold_mips_optimize; |
252b5132 | 6983 | } |
0a44bf69 | 6984 | else if (mips_big_got) |
252b5132 | 6985 | { |
67c0d1eb | 6986 | int gpdelay; |
252b5132 RH |
6987 | |
6988 | /* If this is a reference to an external symbol, we want | |
6989 | lui $at,<sym> (BFD_RELOC_MIPS_GOT_HI16) | |
6990 | addu $at,$at,$gp | |
6991 | lw $at,<sym>($at) (BFD_RELOC_MIPS_GOT_LO16) | |
6992 | nop | |
6993 | <op> $treg,0($at) | |
6994 | <op> $treg+1,4($at) | |
6995 | Otherwise we want | |
6996 | lw $at,<sym>($gp) (BFD_RELOC_MIPS_GOT16) | |
6997 | nop | |
6998 | <op> $treg,<sym>($at) (BFD_RELOC_LO16) | |
6999 | <op> $treg+1,<sym>+4($at) (BFD_RELOC_LO16) | |
7000 | If there is a base register we add it to $at before the | |
7001 | lwc1 instructions. If there is a constant we include it | |
7002 | in the lwc1 instructions. */ | |
7003 | used_at = 1; | |
7004 | expr1.X_add_number = offset_expr.X_add_number; | |
7005 | offset_expr.X_add_number = 0; | |
7006 | if (expr1.X_add_number < -0x8000 | |
7007 | || expr1.X_add_number >= 0x8000 - 4) | |
7008 | as_bad (_("PIC code offset overflow (max 16 signed bits)")); | |
67c0d1eb | 7009 | gpdelay = reg_needs_delay (mips_gp_register); |
4d7206a2 | 7010 | relax_start (offset_expr.X_add_symbol); |
67c0d1eb RS |
7011 | macro_build (&offset_expr, "lui", "t,u", |
7012 | AT, BFD_RELOC_MIPS_GOT_HI16); | |
7013 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", | |
17a2f251 | 7014 | AT, AT, mips_gp_register); |
67c0d1eb | 7015 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", |
17a2f251 | 7016 | AT, BFD_RELOC_MIPS_GOT_LO16, AT); |
269137b2 | 7017 | load_delay_nop (); |
252b5132 | 7018 | if (breg != 0) |
67c0d1eb | 7019 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", AT, breg, AT); |
beae10d5 | 7020 | /* Itbl support may require additional care here. */ |
67c0d1eb | 7021 | macro_build (&expr1, s, fmt, coproc ? treg + 1 : treg, |
17a2f251 | 7022 | BFD_RELOC_LO16, AT); |
252b5132 RH |
7023 | expr1.X_add_number += 4; |
7024 | ||
7025 | /* Set mips_optimize to 2 to avoid inserting an undesired | |
7026 | nop. */ | |
7027 | hold_mips_optimize = mips_optimize; | |
7028 | mips_optimize = 2; | |
beae10d5 | 7029 | /* Itbl support may require additional care here. */ |
67c0d1eb | 7030 | macro_build (&expr1, s, fmt, coproc ? treg : treg + 1, |
17a2f251 | 7031 | BFD_RELOC_LO16, AT); |
252b5132 RH |
7032 | mips_optimize = hold_mips_optimize; |
7033 | expr1.X_add_number -= 4; | |
7034 | ||
4d7206a2 RS |
7035 | relax_switch (); |
7036 | offset_expr.X_add_number = expr1.X_add_number; | |
67c0d1eb RS |
7037 | if (gpdelay) |
7038 | macro_build (NULL, "nop", ""); | |
7039 | macro_build (&offset_expr, ADDRESS_LOAD_INSN, "t,o(b)", AT, | |
7040 | BFD_RELOC_MIPS_GOT16, mips_gp_register); | |
269137b2 | 7041 | load_delay_nop (); |
252b5132 | 7042 | if (breg != 0) |
67c0d1eb | 7043 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", AT, breg, AT); |
beae10d5 | 7044 | /* Itbl support may require additional care here. */ |
67c0d1eb RS |
7045 | macro_build (&offset_expr, s, fmt, coproc ? treg + 1 : treg, |
7046 | BFD_RELOC_LO16, AT); | |
4d7206a2 | 7047 | offset_expr.X_add_number += 4; |
252b5132 RH |
7048 | |
7049 | /* Set mips_optimize to 2 to avoid inserting an undesired | |
7050 | nop. */ | |
7051 | hold_mips_optimize = mips_optimize; | |
7052 | mips_optimize = 2; | |
beae10d5 | 7053 | /* Itbl support may require additional care here. */ |
67c0d1eb RS |
7054 | macro_build (&offset_expr, s, fmt, coproc ? treg : treg + 1, |
7055 | BFD_RELOC_LO16, AT); | |
252b5132 | 7056 | mips_optimize = hold_mips_optimize; |
4d7206a2 | 7057 | relax_end (); |
252b5132 | 7058 | } |
252b5132 RH |
7059 | else |
7060 | abort (); | |
7061 | ||
252b5132 RH |
7062 | break; |
7063 | ||
7064 | case M_LD_OB: | |
7065 | s = "lw"; | |
7066 | goto sd_ob; | |
7067 | case M_SD_OB: | |
7068 | s = "sw"; | |
7069 | sd_ob: | |
ca4e0257 | 7070 | assert (HAVE_32BIT_ADDRESSES); |
67c0d1eb | 7071 | macro_build (&offset_expr, s, "t,o(b)", treg, BFD_RELOC_LO16, breg); |
252b5132 | 7072 | offset_expr.X_add_number += 4; |
67c0d1eb | 7073 | macro_build (&offset_expr, s, "t,o(b)", treg + 1, BFD_RELOC_LO16, breg); |
8fc2e39e | 7074 | break; |
252b5132 RH |
7075 | |
7076 | /* New code added to support COPZ instructions. | |
7077 | This code builds table entries out of the macros in mip_opcodes. | |
7078 | R4000 uses interlocks to handle coproc delays. | |
7079 | Other chips (like the R3000) require nops to be inserted for delays. | |
7080 | ||
f72c8c98 | 7081 | FIXME: Currently, we require that the user handle delays. |
252b5132 RH |
7082 | In order to fill delay slots for non-interlocked chips, |
7083 | we must have a way to specify delays based on the coprocessor. | |
7084 | Eg. 4 cycles if load coproc reg from memory, 1 if in cache, etc. | |
7085 | What are the side-effects of the cop instruction? | |
7086 | What cache support might we have and what are its effects? | |
7087 | Both coprocessor & memory require delays. how long??? | |
bdaaa2e1 | 7088 | What registers are read/set/modified? |
252b5132 RH |
7089 | |
7090 | If an itbl is provided to interpret cop instructions, | |
bdaaa2e1 | 7091 | this knowledge can be encoded in the itbl spec. */ |
252b5132 RH |
7092 | |
7093 | case M_COP0: | |
7094 | s = "c0"; | |
7095 | goto copz; | |
7096 | case M_COP1: | |
7097 | s = "c1"; | |
7098 | goto copz; | |
7099 | case M_COP2: | |
7100 | s = "c2"; | |
7101 | goto copz; | |
7102 | case M_COP3: | |
7103 | s = "c3"; | |
7104 | copz: | |
7105 | /* For now we just do C (same as Cz). The parameter will be | |
7106 | stored in insn_opcode by mips_ip. */ | |
67c0d1eb | 7107 | macro_build (NULL, s, "C", ip->insn_opcode); |
8fc2e39e | 7108 | break; |
252b5132 | 7109 | |
ea1fb5dc | 7110 | case M_MOVE: |
67c0d1eb | 7111 | move_register (dreg, sreg); |
8fc2e39e | 7112 | break; |
ea1fb5dc | 7113 | |
252b5132 RH |
7114 | #ifdef LOSING_COMPILER |
7115 | default: | |
7116 | /* Try and see if this is a new itbl instruction. | |
7117 | This code builds table entries out of the macros in mip_opcodes. | |
7118 | FIXME: For now we just assemble the expression and pass it's | |
7119 | value along as a 32-bit immediate. | |
bdaaa2e1 | 7120 | We may want to have the assembler assemble this value, |
252b5132 RH |
7121 | so that we gain the assembler's knowledge of delay slots, |
7122 | symbols, etc. | |
7123 | Would it be more efficient to use mask (id) here? */ | |
bdaaa2e1 | 7124 | if (itbl_have_entries |
252b5132 | 7125 | && (immed_expr = itbl_assemble (ip->insn_mo->name, ""))) |
beae10d5 | 7126 | { |
252b5132 RH |
7127 | s = ip->insn_mo->name; |
7128 | s2 = "cop3"; | |
7129 | coproc = ITBL_DECODE_PNUM (immed_expr);; | |
67c0d1eb | 7130 | macro_build (&immed_expr, s, "C"); |
8fc2e39e | 7131 | break; |
beae10d5 | 7132 | } |
252b5132 | 7133 | macro2 (ip); |
8fc2e39e | 7134 | break; |
252b5132 | 7135 | } |
8fc2e39e TS |
7136 | if (mips_opts.noat && used_at) |
7137 | as_bad (_("Macro used $at after \".set noat\"")); | |
252b5132 | 7138 | } |
bdaaa2e1 | 7139 | |
252b5132 | 7140 | static void |
17a2f251 | 7141 | macro2 (struct mips_cl_insn *ip) |
252b5132 | 7142 | { |
3994f87e | 7143 | int treg, sreg, dreg, breg; |
252b5132 RH |
7144 | int tempreg; |
7145 | int mask; | |
252b5132 RH |
7146 | int used_at; |
7147 | expressionS expr1; | |
7148 | const char *s; | |
7149 | const char *s2; | |
7150 | const char *fmt; | |
7151 | int likely = 0; | |
7152 | int dbl = 0; | |
7153 | int coproc = 0; | |
7154 | int lr = 0; | |
7155 | int imm = 0; | |
7156 | int off; | |
7157 | offsetT maxnum; | |
7158 | bfd_reloc_code_real_type r; | |
bdaaa2e1 | 7159 | |
252b5132 RH |
7160 | treg = (ip->insn_opcode >> 16) & 0x1f; |
7161 | dreg = (ip->insn_opcode >> 11) & 0x1f; | |
7162 | sreg = breg = (ip->insn_opcode >> 21) & 0x1f; | |
7163 | mask = ip->insn_mo->mask; | |
bdaaa2e1 | 7164 | |
252b5132 RH |
7165 | expr1.X_op = O_constant; |
7166 | expr1.X_op_symbol = NULL; | |
7167 | expr1.X_add_symbol = NULL; | |
7168 | expr1.X_add_number = 1; | |
bdaaa2e1 | 7169 | |
252b5132 RH |
7170 | switch (mask) |
7171 | { | |
7172 | #endif /* LOSING_COMPILER */ | |
7173 | ||
7174 | case M_DMUL: | |
7175 | dbl = 1; | |
7176 | case M_MUL: | |
67c0d1eb RS |
7177 | macro_build (NULL, dbl ? "dmultu" : "multu", "s,t", sreg, treg); |
7178 | macro_build (NULL, "mflo", "d", dreg); | |
8fc2e39e | 7179 | break; |
252b5132 RH |
7180 | |
7181 | case M_DMUL_I: | |
7182 | dbl = 1; | |
7183 | case M_MUL_I: | |
7184 | /* The MIPS assembler some times generates shifts and adds. I'm | |
7185 | not trying to be that fancy. GCC should do this for us | |
7186 | anyway. */ | |
8fc2e39e | 7187 | used_at = 1; |
67c0d1eb RS |
7188 | load_register (AT, &imm_expr, dbl); |
7189 | macro_build (NULL, dbl ? "dmult" : "mult", "s,t", sreg, AT); | |
7190 | macro_build (NULL, "mflo", "d", dreg); | |
252b5132 RH |
7191 | break; |
7192 | ||
7193 | case M_DMULO_I: | |
7194 | dbl = 1; | |
7195 | case M_MULO_I: | |
7196 | imm = 1; | |
7197 | goto do_mulo; | |
7198 | ||
7199 | case M_DMULO: | |
7200 | dbl = 1; | |
7201 | case M_MULO: | |
7202 | do_mulo: | |
7d10b47d | 7203 | start_noreorder (); |
8fc2e39e | 7204 | used_at = 1; |
252b5132 | 7205 | if (imm) |
67c0d1eb RS |
7206 | load_register (AT, &imm_expr, dbl); |
7207 | macro_build (NULL, dbl ? "dmult" : "mult", "s,t", sreg, imm ? AT : treg); | |
7208 | macro_build (NULL, "mflo", "d", dreg); | |
7209 | macro_build (NULL, dbl ? "dsra32" : "sra", "d,w,<", dreg, dreg, RA); | |
7210 | macro_build (NULL, "mfhi", "d", AT); | |
252b5132 | 7211 | if (mips_trap) |
67c0d1eb | 7212 | macro_build (NULL, "tne", "s,t,q", dreg, AT, 6); |
252b5132 RH |
7213 | else |
7214 | { | |
7215 | expr1.X_add_number = 8; | |
67c0d1eb RS |
7216 | macro_build (&expr1, "beq", "s,t,p", dreg, AT); |
7217 | macro_build (NULL, "nop", "", 0); | |
7218 | macro_build (NULL, "break", "c", 6); | |
252b5132 | 7219 | } |
7d10b47d | 7220 | end_noreorder (); |
67c0d1eb | 7221 | macro_build (NULL, "mflo", "d", dreg); |
252b5132 RH |
7222 | break; |
7223 | ||
7224 | case M_DMULOU_I: | |
7225 | dbl = 1; | |
7226 | case M_MULOU_I: | |
7227 | imm = 1; | |
7228 | goto do_mulou; | |
7229 | ||
7230 | case M_DMULOU: | |
7231 | dbl = 1; | |
7232 | case M_MULOU: | |
7233 | do_mulou: | |
7d10b47d | 7234 | start_noreorder (); |
8fc2e39e | 7235 | used_at = 1; |
252b5132 | 7236 | if (imm) |
67c0d1eb RS |
7237 | load_register (AT, &imm_expr, dbl); |
7238 | macro_build (NULL, dbl ? "dmultu" : "multu", "s,t", | |
17a2f251 | 7239 | sreg, imm ? AT : treg); |
67c0d1eb RS |
7240 | macro_build (NULL, "mfhi", "d", AT); |
7241 | macro_build (NULL, "mflo", "d", dreg); | |
252b5132 | 7242 | if (mips_trap) |
67c0d1eb | 7243 | macro_build (NULL, "tne", "s,t,q", AT, 0, 6); |
252b5132 RH |
7244 | else |
7245 | { | |
7246 | expr1.X_add_number = 8; | |
67c0d1eb RS |
7247 | macro_build (&expr1, "beq", "s,t,p", AT, 0); |
7248 | macro_build (NULL, "nop", "", 0); | |
7249 | macro_build (NULL, "break", "c", 6); | |
252b5132 | 7250 | } |
7d10b47d | 7251 | end_noreorder (); |
252b5132 RH |
7252 | break; |
7253 | ||
771c7ce4 | 7254 | case M_DROL: |
fef14a42 | 7255 | if (ISA_HAS_DROR (mips_opts.isa) || CPU_HAS_DROR (mips_opts.arch)) |
82dd0097 CD |
7256 | { |
7257 | if (dreg == sreg) | |
7258 | { | |
7259 | tempreg = AT; | |
7260 | used_at = 1; | |
7261 | } | |
7262 | else | |
7263 | { | |
7264 | tempreg = dreg; | |
82dd0097 | 7265 | } |
67c0d1eb RS |
7266 | macro_build (NULL, "dnegu", "d,w", tempreg, treg); |
7267 | macro_build (NULL, "drorv", "d,t,s", dreg, sreg, tempreg); | |
8fc2e39e | 7268 | break; |
82dd0097 | 7269 | } |
8fc2e39e | 7270 | used_at = 1; |
67c0d1eb RS |
7271 | macro_build (NULL, "dsubu", "d,v,t", AT, 0, treg); |
7272 | macro_build (NULL, "dsrlv", "d,t,s", AT, sreg, AT); | |
7273 | macro_build (NULL, "dsllv", "d,t,s", dreg, sreg, treg); | |
7274 | macro_build (NULL, "or", "d,v,t", dreg, dreg, AT); | |
771c7ce4 TS |
7275 | break; |
7276 | ||
252b5132 | 7277 | case M_ROL: |
fef14a42 | 7278 | if (ISA_HAS_ROR (mips_opts.isa) || CPU_HAS_ROR (mips_opts.arch)) |
82dd0097 CD |
7279 | { |
7280 | if (dreg == sreg) | |
7281 | { | |
7282 | tempreg = AT; | |
7283 | used_at = 1; | |
7284 | } | |
7285 | else | |
7286 | { | |
7287 | tempreg = dreg; | |
82dd0097 | 7288 | } |
67c0d1eb RS |
7289 | macro_build (NULL, "negu", "d,w", tempreg, treg); |
7290 | macro_build (NULL, "rorv", "d,t,s", dreg, sreg, tempreg); | |
8fc2e39e | 7291 | break; |
82dd0097 | 7292 | } |
8fc2e39e | 7293 | used_at = 1; |
67c0d1eb RS |
7294 | macro_build (NULL, "subu", "d,v,t", AT, 0, treg); |
7295 | macro_build (NULL, "srlv", "d,t,s", AT, sreg, AT); | |
7296 | macro_build (NULL, "sllv", "d,t,s", dreg, sreg, treg); | |
7297 | macro_build (NULL, "or", "d,v,t", dreg, dreg, AT); | |
252b5132 RH |
7298 | break; |
7299 | ||
771c7ce4 TS |
7300 | case M_DROL_I: |
7301 | { | |
7302 | unsigned int rot; | |
82dd0097 | 7303 | char *l, *r; |
771c7ce4 TS |
7304 | |
7305 | if (imm_expr.X_op != O_constant) | |
82dd0097 | 7306 | as_bad (_("Improper rotate count")); |
771c7ce4 | 7307 | rot = imm_expr.X_add_number & 0x3f; |
fef14a42 | 7308 | if (ISA_HAS_DROR (mips_opts.isa) || CPU_HAS_DROR (mips_opts.arch)) |
60b63b72 RS |
7309 | { |
7310 | rot = (64 - rot) & 0x3f; | |
7311 | if (rot >= 32) | |
67c0d1eb | 7312 | macro_build (NULL, "dror32", "d,w,<", dreg, sreg, rot - 32); |
60b63b72 | 7313 | else |
67c0d1eb | 7314 | macro_build (NULL, "dror", "d,w,<", dreg, sreg, rot); |
8fc2e39e | 7315 | break; |
60b63b72 | 7316 | } |
483fc7cd | 7317 | if (rot == 0) |
483fc7cd | 7318 | { |
67c0d1eb | 7319 | macro_build (NULL, "dsrl", "d,w,<", dreg, sreg, 0); |
8fc2e39e | 7320 | break; |
483fc7cd | 7321 | } |
82dd0097 CD |
7322 | l = (rot < 0x20) ? "dsll" : "dsll32"; |
7323 | r = ((0x40 - rot) < 0x20) ? "dsrl" : "dsrl32"; | |
7324 | rot &= 0x1f; | |
8fc2e39e | 7325 | used_at = 1; |
67c0d1eb RS |
7326 | macro_build (NULL, l, "d,w,<", AT, sreg, rot); |
7327 | macro_build (NULL, r, "d,w,<", dreg, sreg, (0x20 - rot) & 0x1f); | |
7328 | macro_build (NULL, "or", "d,v,t", dreg, dreg, AT); | |
771c7ce4 TS |
7329 | } |
7330 | break; | |
7331 | ||
252b5132 | 7332 | case M_ROL_I: |
771c7ce4 TS |
7333 | { |
7334 | unsigned int rot; | |
7335 | ||
7336 | if (imm_expr.X_op != O_constant) | |
82dd0097 | 7337 | as_bad (_("Improper rotate count")); |
771c7ce4 | 7338 | rot = imm_expr.X_add_number & 0x1f; |
fef14a42 | 7339 | if (ISA_HAS_ROR (mips_opts.isa) || CPU_HAS_ROR (mips_opts.arch)) |
60b63b72 | 7340 | { |
67c0d1eb | 7341 | macro_build (NULL, "ror", "d,w,<", dreg, sreg, (32 - rot) & 0x1f); |
8fc2e39e | 7342 | break; |
60b63b72 | 7343 | } |
483fc7cd | 7344 | if (rot == 0) |
483fc7cd | 7345 | { |
67c0d1eb | 7346 | macro_build (NULL, "srl", "d,w,<", dreg, sreg, 0); |
8fc2e39e | 7347 | break; |
483fc7cd | 7348 | } |
8fc2e39e | 7349 | used_at = 1; |
67c0d1eb RS |
7350 | macro_build (NULL, "sll", "d,w,<", AT, sreg, rot); |
7351 | macro_build (NULL, "srl", "d,w,<", dreg, sreg, (0x20 - rot) & 0x1f); | |
7352 | macro_build (NULL, "or", "d,v,t", dreg, dreg, AT); | |
771c7ce4 TS |
7353 | } |
7354 | break; | |
7355 | ||
7356 | case M_DROR: | |
fef14a42 | 7357 | if (ISA_HAS_DROR (mips_opts.isa) || CPU_HAS_DROR (mips_opts.arch)) |
82dd0097 | 7358 | { |
67c0d1eb | 7359 | macro_build (NULL, "drorv", "d,t,s", dreg, sreg, treg); |
8fc2e39e | 7360 | break; |
82dd0097 | 7361 | } |
8fc2e39e | 7362 | used_at = 1; |
67c0d1eb RS |
7363 | macro_build (NULL, "dsubu", "d,v,t", AT, 0, treg); |
7364 | macro_build (NULL, "dsllv", "d,t,s", AT, sreg, AT); | |
7365 | macro_build (NULL, "dsrlv", "d,t,s", dreg, sreg, treg); | |
7366 | macro_build (NULL, "or", "d,v,t", dreg, dreg, AT); | |
252b5132 RH |
7367 | break; |
7368 | ||
7369 | case M_ROR: | |
fef14a42 | 7370 | if (ISA_HAS_ROR (mips_opts.isa) || CPU_HAS_ROR (mips_opts.arch)) |
82dd0097 | 7371 | { |
67c0d1eb | 7372 | macro_build (NULL, "rorv", "d,t,s", dreg, sreg, treg); |
8fc2e39e | 7373 | break; |
82dd0097 | 7374 | } |
8fc2e39e | 7375 | used_at = 1; |
67c0d1eb RS |
7376 | macro_build (NULL, "subu", "d,v,t", AT, 0, treg); |
7377 | macro_build (NULL, "sllv", "d,t,s", AT, sreg, AT); | |
7378 | macro_build (NULL, "srlv", "d,t,s", dreg, sreg, treg); | |
7379 | macro_build (NULL, "or", "d,v,t", dreg, dreg, AT); | |
252b5132 RH |
7380 | break; |
7381 | ||
771c7ce4 TS |
7382 | case M_DROR_I: |
7383 | { | |
7384 | unsigned int rot; | |
82dd0097 | 7385 | char *l, *r; |
771c7ce4 TS |
7386 | |
7387 | if (imm_expr.X_op != O_constant) | |
82dd0097 | 7388 | as_bad (_("Improper rotate count")); |
771c7ce4 | 7389 | rot = imm_expr.X_add_number & 0x3f; |
fef14a42 | 7390 | if (ISA_HAS_DROR (mips_opts.isa) || CPU_HAS_DROR (mips_opts.arch)) |
82dd0097 CD |
7391 | { |
7392 | if (rot >= 32) | |
67c0d1eb | 7393 | macro_build (NULL, "dror32", "d,w,<", dreg, sreg, rot - 32); |
82dd0097 | 7394 | else |
67c0d1eb | 7395 | macro_build (NULL, "dror", "d,w,<", dreg, sreg, rot); |
8fc2e39e | 7396 | break; |
82dd0097 | 7397 | } |
483fc7cd | 7398 | if (rot == 0) |
483fc7cd | 7399 | { |
67c0d1eb | 7400 | macro_build (NULL, "dsrl", "d,w,<", dreg, sreg, 0); |
8fc2e39e | 7401 | break; |
483fc7cd | 7402 | } |
82dd0097 CD |
7403 | r = (rot < 0x20) ? "dsrl" : "dsrl32"; |
7404 | l = ((0x40 - rot) < 0x20) ? "dsll" : "dsll32"; | |
7405 | rot &= 0x1f; | |
8fc2e39e | 7406 | used_at = 1; |
67c0d1eb RS |
7407 | macro_build (NULL, r, "d,w,<", AT, sreg, rot); |
7408 | macro_build (NULL, l, "d,w,<", dreg, sreg, (0x20 - rot) & 0x1f); | |
7409 | macro_build (NULL, "or", "d,v,t", dreg, dreg, AT); | |
771c7ce4 TS |
7410 | } |
7411 | break; | |
7412 | ||
252b5132 | 7413 | case M_ROR_I: |
771c7ce4 TS |
7414 | { |
7415 | unsigned int rot; | |
7416 | ||
7417 | if (imm_expr.X_op != O_constant) | |
82dd0097 | 7418 | as_bad (_("Improper rotate count")); |
771c7ce4 | 7419 | rot = imm_expr.X_add_number & 0x1f; |
fef14a42 | 7420 | if (ISA_HAS_ROR (mips_opts.isa) || CPU_HAS_ROR (mips_opts.arch)) |
82dd0097 | 7421 | { |
67c0d1eb | 7422 | macro_build (NULL, "ror", "d,w,<", dreg, sreg, rot); |
8fc2e39e | 7423 | break; |
82dd0097 | 7424 | } |
483fc7cd | 7425 | if (rot == 0) |
483fc7cd | 7426 | { |
67c0d1eb | 7427 | macro_build (NULL, "srl", "d,w,<", dreg, sreg, 0); |
8fc2e39e | 7428 | break; |
483fc7cd | 7429 | } |
8fc2e39e | 7430 | used_at = 1; |
67c0d1eb RS |
7431 | macro_build (NULL, "srl", "d,w,<", AT, sreg, rot); |
7432 | macro_build (NULL, "sll", "d,w,<", dreg, sreg, (0x20 - rot) & 0x1f); | |
7433 | macro_build (NULL, "or", "d,v,t", dreg, dreg, AT); | |
771c7ce4 | 7434 | } |
252b5132 RH |
7435 | break; |
7436 | ||
7437 | case M_S_DOB: | |
fef14a42 | 7438 | if (mips_opts.arch == CPU_R4650) |
252b5132 RH |
7439 | { |
7440 | as_bad (_("opcode not supported on this processor")); | |
8fc2e39e | 7441 | break; |
252b5132 | 7442 | } |
e7af610e | 7443 | assert (mips_opts.isa == ISA_MIPS1); |
252b5132 RH |
7444 | /* Even on a big endian machine $fn comes before $fn+1. We have |
7445 | to adjust when storing to memory. */ | |
67c0d1eb RS |
7446 | macro_build (&offset_expr, "swc1", "T,o(b)", |
7447 | target_big_endian ? treg + 1 : treg, BFD_RELOC_LO16, breg); | |
252b5132 | 7448 | offset_expr.X_add_number += 4; |
67c0d1eb RS |
7449 | macro_build (&offset_expr, "swc1", "T,o(b)", |
7450 | target_big_endian ? treg : treg + 1, BFD_RELOC_LO16, breg); | |
8fc2e39e | 7451 | break; |
252b5132 RH |
7452 | |
7453 | case M_SEQ: | |
7454 | if (sreg == 0) | |
67c0d1eb | 7455 | macro_build (&expr1, "sltiu", "t,r,j", dreg, treg, BFD_RELOC_LO16); |
252b5132 | 7456 | else if (treg == 0) |
67c0d1eb | 7457 | macro_build (&expr1, "sltiu", "t,r,j", dreg, sreg, BFD_RELOC_LO16); |
252b5132 RH |
7458 | else |
7459 | { | |
67c0d1eb RS |
7460 | macro_build (NULL, "xor", "d,v,t", dreg, sreg, treg); |
7461 | macro_build (&expr1, "sltiu", "t,r,j", dreg, dreg, BFD_RELOC_LO16); | |
252b5132 | 7462 | } |
8fc2e39e | 7463 | break; |
252b5132 RH |
7464 | |
7465 | case M_SEQ_I: | |
7466 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 0) | |
7467 | { | |
67c0d1eb | 7468 | macro_build (&expr1, "sltiu", "t,r,j", dreg, sreg, BFD_RELOC_LO16); |
8fc2e39e | 7469 | break; |
252b5132 RH |
7470 | } |
7471 | if (sreg == 0) | |
7472 | { | |
7473 | as_warn (_("Instruction %s: result is always false"), | |
7474 | ip->insn_mo->name); | |
67c0d1eb | 7475 | move_register (dreg, 0); |
8fc2e39e | 7476 | break; |
252b5132 RH |
7477 | } |
7478 | if (imm_expr.X_op == O_constant | |
7479 | && imm_expr.X_add_number >= 0 | |
7480 | && imm_expr.X_add_number < 0x10000) | |
7481 | { | |
67c0d1eb | 7482 | macro_build (&imm_expr, "xori", "t,r,i", dreg, sreg, BFD_RELOC_LO16); |
252b5132 RH |
7483 | } |
7484 | else if (imm_expr.X_op == O_constant | |
7485 | && imm_expr.X_add_number > -0x8000 | |
7486 | && imm_expr.X_add_number < 0) | |
7487 | { | |
7488 | imm_expr.X_add_number = -imm_expr.X_add_number; | |
67c0d1eb | 7489 | macro_build (&imm_expr, HAVE_32BIT_GPRS ? "addiu" : "daddiu", |
17a2f251 | 7490 | "t,r,j", dreg, sreg, BFD_RELOC_LO16); |
252b5132 RH |
7491 | } |
7492 | else | |
7493 | { | |
67c0d1eb RS |
7494 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
7495 | macro_build (NULL, "xor", "d,v,t", dreg, sreg, AT); | |
252b5132 RH |
7496 | used_at = 1; |
7497 | } | |
67c0d1eb | 7498 | macro_build (&expr1, "sltiu", "t,r,j", dreg, dreg, BFD_RELOC_LO16); |
8fc2e39e | 7499 | break; |
252b5132 RH |
7500 | |
7501 | case M_SGE: /* sreg >= treg <==> not (sreg < treg) */ | |
7502 | s = "slt"; | |
7503 | goto sge; | |
7504 | case M_SGEU: | |
7505 | s = "sltu"; | |
7506 | sge: | |
67c0d1eb RS |
7507 | macro_build (NULL, s, "d,v,t", dreg, sreg, treg); |
7508 | macro_build (&expr1, "xori", "t,r,i", dreg, dreg, BFD_RELOC_LO16); | |
8fc2e39e | 7509 | break; |
252b5132 RH |
7510 | |
7511 | case M_SGE_I: /* sreg >= I <==> not (sreg < I) */ | |
7512 | case M_SGEU_I: | |
7513 | if (imm_expr.X_op == O_constant | |
7514 | && imm_expr.X_add_number >= -0x8000 | |
7515 | && imm_expr.X_add_number < 0x8000) | |
7516 | { | |
67c0d1eb RS |
7517 | macro_build (&imm_expr, mask == M_SGE_I ? "slti" : "sltiu", "t,r,j", |
7518 | dreg, sreg, BFD_RELOC_LO16); | |
252b5132 RH |
7519 | } |
7520 | else | |
7521 | { | |
67c0d1eb RS |
7522 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
7523 | macro_build (NULL, mask == M_SGE_I ? "slt" : "sltu", "d,v,t", | |
7524 | dreg, sreg, AT); | |
252b5132 RH |
7525 | used_at = 1; |
7526 | } | |
67c0d1eb | 7527 | macro_build (&expr1, "xori", "t,r,i", dreg, dreg, BFD_RELOC_LO16); |
8fc2e39e | 7528 | break; |
252b5132 RH |
7529 | |
7530 | case M_SGT: /* sreg > treg <==> treg < sreg */ | |
7531 | s = "slt"; | |
7532 | goto sgt; | |
7533 | case M_SGTU: | |
7534 | s = "sltu"; | |
7535 | sgt: | |
67c0d1eb | 7536 | macro_build (NULL, s, "d,v,t", dreg, treg, sreg); |
8fc2e39e | 7537 | break; |
252b5132 RH |
7538 | |
7539 | case M_SGT_I: /* sreg > I <==> I < sreg */ | |
7540 | s = "slt"; | |
7541 | goto sgti; | |
7542 | case M_SGTU_I: | |
7543 | s = "sltu"; | |
7544 | sgti: | |
8fc2e39e | 7545 | used_at = 1; |
67c0d1eb RS |
7546 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
7547 | macro_build (NULL, s, "d,v,t", dreg, AT, sreg); | |
252b5132 RH |
7548 | break; |
7549 | ||
2396cfb9 | 7550 | case M_SLE: /* sreg <= treg <==> treg >= sreg <==> not (treg < sreg) */ |
252b5132 RH |
7551 | s = "slt"; |
7552 | goto sle; | |
7553 | case M_SLEU: | |
7554 | s = "sltu"; | |
7555 | sle: | |
67c0d1eb RS |
7556 | macro_build (NULL, s, "d,v,t", dreg, treg, sreg); |
7557 | macro_build (&expr1, "xori", "t,r,i", dreg, dreg, BFD_RELOC_LO16); | |
8fc2e39e | 7558 | break; |
252b5132 | 7559 | |
2396cfb9 | 7560 | case M_SLE_I: /* sreg <= I <==> I >= sreg <==> not (I < sreg) */ |
252b5132 RH |
7561 | s = "slt"; |
7562 | goto slei; | |
7563 | case M_SLEU_I: | |
7564 | s = "sltu"; | |
7565 | slei: | |
8fc2e39e | 7566 | used_at = 1; |
67c0d1eb RS |
7567 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
7568 | macro_build (NULL, s, "d,v,t", dreg, AT, sreg); | |
7569 | macro_build (&expr1, "xori", "t,r,i", dreg, dreg, BFD_RELOC_LO16); | |
252b5132 RH |
7570 | break; |
7571 | ||
7572 | case M_SLT_I: | |
7573 | if (imm_expr.X_op == O_constant | |
7574 | && imm_expr.X_add_number >= -0x8000 | |
7575 | && imm_expr.X_add_number < 0x8000) | |
7576 | { | |
67c0d1eb | 7577 | macro_build (&imm_expr, "slti", "t,r,j", dreg, sreg, BFD_RELOC_LO16); |
8fc2e39e | 7578 | break; |
252b5132 | 7579 | } |
8fc2e39e | 7580 | used_at = 1; |
67c0d1eb RS |
7581 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
7582 | macro_build (NULL, "slt", "d,v,t", dreg, sreg, AT); | |
252b5132 RH |
7583 | break; |
7584 | ||
7585 | case M_SLTU_I: | |
7586 | if (imm_expr.X_op == O_constant | |
7587 | && imm_expr.X_add_number >= -0x8000 | |
7588 | && imm_expr.X_add_number < 0x8000) | |
7589 | { | |
67c0d1eb | 7590 | macro_build (&imm_expr, "sltiu", "t,r,j", dreg, sreg, |
17a2f251 | 7591 | BFD_RELOC_LO16); |
8fc2e39e | 7592 | break; |
252b5132 | 7593 | } |
8fc2e39e | 7594 | used_at = 1; |
67c0d1eb RS |
7595 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
7596 | macro_build (NULL, "sltu", "d,v,t", dreg, sreg, AT); | |
252b5132 RH |
7597 | break; |
7598 | ||
7599 | case M_SNE: | |
7600 | if (sreg == 0) | |
67c0d1eb | 7601 | macro_build (NULL, "sltu", "d,v,t", dreg, 0, treg); |
252b5132 | 7602 | else if (treg == 0) |
67c0d1eb | 7603 | macro_build (NULL, "sltu", "d,v,t", dreg, 0, sreg); |
252b5132 RH |
7604 | else |
7605 | { | |
67c0d1eb RS |
7606 | macro_build (NULL, "xor", "d,v,t", dreg, sreg, treg); |
7607 | macro_build (NULL, "sltu", "d,v,t", dreg, 0, dreg); | |
252b5132 | 7608 | } |
8fc2e39e | 7609 | break; |
252b5132 RH |
7610 | |
7611 | case M_SNE_I: | |
7612 | if (imm_expr.X_op == O_constant && imm_expr.X_add_number == 0) | |
7613 | { | |
67c0d1eb | 7614 | macro_build (NULL, "sltu", "d,v,t", dreg, 0, sreg); |
8fc2e39e | 7615 | break; |
252b5132 RH |
7616 | } |
7617 | if (sreg == 0) | |
7618 | { | |
7619 | as_warn (_("Instruction %s: result is always true"), | |
7620 | ip->insn_mo->name); | |
67c0d1eb RS |
7621 | macro_build (&expr1, HAVE_32BIT_GPRS ? "addiu" : "daddiu", "t,r,j", |
7622 | dreg, 0, BFD_RELOC_LO16); | |
8fc2e39e | 7623 | break; |
252b5132 RH |
7624 | } |
7625 | if (imm_expr.X_op == O_constant | |
7626 | && imm_expr.X_add_number >= 0 | |
7627 | && imm_expr.X_add_number < 0x10000) | |
7628 | { | |
67c0d1eb | 7629 | macro_build (&imm_expr, "xori", "t,r,i", dreg, sreg, BFD_RELOC_LO16); |
252b5132 RH |
7630 | } |
7631 | else if (imm_expr.X_op == O_constant | |
7632 | && imm_expr.X_add_number > -0x8000 | |
7633 | && imm_expr.X_add_number < 0) | |
7634 | { | |
7635 | imm_expr.X_add_number = -imm_expr.X_add_number; | |
67c0d1eb | 7636 | macro_build (&imm_expr, HAVE_32BIT_GPRS ? "addiu" : "daddiu", |
17a2f251 | 7637 | "t,r,j", dreg, sreg, BFD_RELOC_LO16); |
252b5132 RH |
7638 | } |
7639 | else | |
7640 | { | |
67c0d1eb RS |
7641 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
7642 | macro_build (NULL, "xor", "d,v,t", dreg, sreg, AT); | |
252b5132 RH |
7643 | used_at = 1; |
7644 | } | |
67c0d1eb | 7645 | macro_build (NULL, "sltu", "d,v,t", dreg, 0, dreg); |
8fc2e39e | 7646 | break; |
252b5132 RH |
7647 | |
7648 | case M_DSUB_I: | |
7649 | dbl = 1; | |
7650 | case M_SUB_I: | |
7651 | if (imm_expr.X_op == O_constant | |
7652 | && imm_expr.X_add_number > -0x8000 | |
7653 | && imm_expr.X_add_number <= 0x8000) | |
7654 | { | |
7655 | imm_expr.X_add_number = -imm_expr.X_add_number; | |
67c0d1eb RS |
7656 | macro_build (&imm_expr, dbl ? "daddi" : "addi", "t,r,j", |
7657 | dreg, sreg, BFD_RELOC_LO16); | |
8fc2e39e | 7658 | break; |
252b5132 | 7659 | } |
8fc2e39e | 7660 | used_at = 1; |
67c0d1eb RS |
7661 | load_register (AT, &imm_expr, dbl); |
7662 | macro_build (NULL, dbl ? "dsub" : "sub", "d,v,t", dreg, sreg, AT); | |
252b5132 RH |
7663 | break; |
7664 | ||
7665 | case M_DSUBU_I: | |
7666 | dbl = 1; | |
7667 | case M_SUBU_I: | |
7668 | if (imm_expr.X_op == O_constant | |
7669 | && imm_expr.X_add_number > -0x8000 | |
7670 | && imm_expr.X_add_number <= 0x8000) | |
7671 | { | |
7672 | imm_expr.X_add_number = -imm_expr.X_add_number; | |
67c0d1eb RS |
7673 | macro_build (&imm_expr, dbl ? "daddiu" : "addiu", "t,r,j", |
7674 | dreg, sreg, BFD_RELOC_LO16); | |
8fc2e39e | 7675 | break; |
252b5132 | 7676 | } |
8fc2e39e | 7677 | used_at = 1; |
67c0d1eb RS |
7678 | load_register (AT, &imm_expr, dbl); |
7679 | macro_build (NULL, dbl ? "dsubu" : "subu", "d,v,t", dreg, sreg, AT); | |
252b5132 RH |
7680 | break; |
7681 | ||
7682 | case M_TEQ_I: | |
7683 | s = "teq"; | |
7684 | goto trap; | |
7685 | case M_TGE_I: | |
7686 | s = "tge"; | |
7687 | goto trap; | |
7688 | case M_TGEU_I: | |
7689 | s = "tgeu"; | |
7690 | goto trap; | |
7691 | case M_TLT_I: | |
7692 | s = "tlt"; | |
7693 | goto trap; | |
7694 | case M_TLTU_I: | |
7695 | s = "tltu"; | |
7696 | goto trap; | |
7697 | case M_TNE_I: | |
7698 | s = "tne"; | |
7699 | trap: | |
8fc2e39e | 7700 | used_at = 1; |
67c0d1eb RS |
7701 | load_register (AT, &imm_expr, HAVE_64BIT_GPRS); |
7702 | macro_build (NULL, s, "s,t", sreg, AT); | |
252b5132 RH |
7703 | break; |
7704 | ||
252b5132 | 7705 | case M_TRUNCWS: |
43841e91 | 7706 | case M_TRUNCWD: |
e7af610e | 7707 | assert (mips_opts.isa == ISA_MIPS1); |
8fc2e39e | 7708 | used_at = 1; |
252b5132 RH |
7709 | sreg = (ip->insn_opcode >> 11) & 0x1f; /* floating reg */ |
7710 | dreg = (ip->insn_opcode >> 06) & 0x1f; /* floating reg */ | |
7711 | ||
7712 | /* | |
7713 | * Is the double cfc1 instruction a bug in the mips assembler; | |
7714 | * or is there a reason for it? | |
7715 | */ | |
7d10b47d | 7716 | start_noreorder (); |
67c0d1eb RS |
7717 | macro_build (NULL, "cfc1", "t,G", treg, RA); |
7718 | macro_build (NULL, "cfc1", "t,G", treg, RA); | |
7719 | macro_build (NULL, "nop", ""); | |
252b5132 | 7720 | expr1.X_add_number = 3; |
67c0d1eb | 7721 | macro_build (&expr1, "ori", "t,r,i", AT, treg, BFD_RELOC_LO16); |
252b5132 | 7722 | expr1.X_add_number = 2; |
67c0d1eb RS |
7723 | macro_build (&expr1, "xori", "t,r,i", AT, AT, BFD_RELOC_LO16); |
7724 | macro_build (NULL, "ctc1", "t,G", AT, RA); | |
7725 | macro_build (NULL, "nop", ""); | |
7726 | macro_build (NULL, mask == M_TRUNCWD ? "cvt.w.d" : "cvt.w.s", "D,S", | |
7727 | dreg, sreg); | |
7728 | macro_build (NULL, "ctc1", "t,G", treg, RA); | |
7729 | macro_build (NULL, "nop", ""); | |
7d10b47d | 7730 | end_noreorder (); |
252b5132 RH |
7731 | break; |
7732 | ||
7733 | case M_ULH: | |
7734 | s = "lb"; | |
7735 | goto ulh; | |
7736 | case M_ULHU: | |
7737 | s = "lbu"; | |
7738 | ulh: | |
8fc2e39e | 7739 | used_at = 1; |
252b5132 RH |
7740 | if (offset_expr.X_add_number >= 0x7fff) |
7741 | as_bad (_("operand overflow")); | |
252b5132 | 7742 | if (! target_big_endian) |
f9419b05 | 7743 | ++offset_expr.X_add_number; |
67c0d1eb | 7744 | macro_build (&offset_expr, s, "t,o(b)", AT, BFD_RELOC_LO16, breg); |
252b5132 | 7745 | if (! target_big_endian) |
f9419b05 | 7746 | --offset_expr.X_add_number; |
252b5132 | 7747 | else |
f9419b05 | 7748 | ++offset_expr.X_add_number; |
67c0d1eb RS |
7749 | macro_build (&offset_expr, "lbu", "t,o(b)", treg, BFD_RELOC_LO16, breg); |
7750 | macro_build (NULL, "sll", "d,w,<", AT, AT, 8); | |
7751 | macro_build (NULL, "or", "d,v,t", treg, treg, AT); | |
252b5132 RH |
7752 | break; |
7753 | ||
7754 | case M_ULD: | |
7755 | s = "ldl"; | |
7756 | s2 = "ldr"; | |
7757 | off = 7; | |
7758 | goto ulw; | |
7759 | case M_ULW: | |
7760 | s = "lwl"; | |
7761 | s2 = "lwr"; | |
7762 | off = 3; | |
7763 | ulw: | |
7764 | if (offset_expr.X_add_number >= 0x8000 - off) | |
7765 | as_bad (_("operand overflow")); | |
af22f5b2 CD |
7766 | if (treg != breg) |
7767 | tempreg = treg; | |
7768 | else | |
8fc2e39e TS |
7769 | { |
7770 | used_at = 1; | |
7771 | tempreg = AT; | |
7772 | } | |
252b5132 RH |
7773 | if (! target_big_endian) |
7774 | offset_expr.X_add_number += off; | |
67c0d1eb | 7775 | macro_build (&offset_expr, s, "t,o(b)", tempreg, BFD_RELOC_LO16, breg); |
252b5132 RH |
7776 | if (! target_big_endian) |
7777 | offset_expr.X_add_number -= off; | |
7778 | else | |
7779 | offset_expr.X_add_number += off; | |
67c0d1eb | 7780 | macro_build (&offset_expr, s2, "t,o(b)", tempreg, BFD_RELOC_LO16, breg); |
af22f5b2 CD |
7781 | |
7782 | /* If necessary, move the result in tempreg the final destination. */ | |
7783 | if (treg == tempreg) | |
8fc2e39e | 7784 | break; |
af22f5b2 | 7785 | /* Protect second load's delay slot. */ |
017315e4 | 7786 | load_delay_nop (); |
67c0d1eb | 7787 | move_register (treg, tempreg); |
af22f5b2 | 7788 | break; |
252b5132 RH |
7789 | |
7790 | case M_ULD_A: | |
7791 | s = "ldl"; | |
7792 | s2 = "ldr"; | |
7793 | off = 7; | |
7794 | goto ulwa; | |
7795 | case M_ULW_A: | |
7796 | s = "lwl"; | |
7797 | s2 = "lwr"; | |
7798 | off = 3; | |
7799 | ulwa: | |
d6bc6245 | 7800 | used_at = 1; |
67c0d1eb | 7801 | load_address (AT, &offset_expr, &used_at); |
252b5132 | 7802 | if (breg != 0) |
67c0d1eb | 7803 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", AT, AT, breg); |
252b5132 RH |
7804 | if (! target_big_endian) |
7805 | expr1.X_add_number = off; | |
7806 | else | |
7807 | expr1.X_add_number = 0; | |
67c0d1eb | 7808 | macro_build (&expr1, s, "t,o(b)", treg, BFD_RELOC_LO16, AT); |
252b5132 RH |
7809 | if (! target_big_endian) |
7810 | expr1.X_add_number = 0; | |
7811 | else | |
7812 | expr1.X_add_number = off; | |
67c0d1eb | 7813 | macro_build (&expr1, s2, "t,o(b)", treg, BFD_RELOC_LO16, AT); |
252b5132 RH |
7814 | break; |
7815 | ||
7816 | case M_ULH_A: | |
7817 | case M_ULHU_A: | |
d6bc6245 | 7818 | used_at = 1; |
67c0d1eb | 7819 | load_address (AT, &offset_expr, &used_at); |
252b5132 | 7820 | if (breg != 0) |
67c0d1eb | 7821 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", AT, AT, breg); |
252b5132 RH |
7822 | if (target_big_endian) |
7823 | expr1.X_add_number = 0; | |
67c0d1eb | 7824 | macro_build (&expr1, mask == M_ULH_A ? "lb" : "lbu", "t,o(b)", |
17a2f251 | 7825 | treg, BFD_RELOC_LO16, AT); |
252b5132 RH |
7826 | if (target_big_endian) |
7827 | expr1.X_add_number = 1; | |
7828 | else | |
7829 | expr1.X_add_number = 0; | |
67c0d1eb RS |
7830 | macro_build (&expr1, "lbu", "t,o(b)", AT, BFD_RELOC_LO16, AT); |
7831 | macro_build (NULL, "sll", "d,w,<", treg, treg, 8); | |
7832 | macro_build (NULL, "or", "d,v,t", treg, treg, AT); | |
252b5132 RH |
7833 | break; |
7834 | ||
7835 | case M_USH: | |
8fc2e39e | 7836 | used_at = 1; |
252b5132 RH |
7837 | if (offset_expr.X_add_number >= 0x7fff) |
7838 | as_bad (_("operand overflow")); | |
7839 | if (target_big_endian) | |
f9419b05 | 7840 | ++offset_expr.X_add_number; |
67c0d1eb RS |
7841 | macro_build (&offset_expr, "sb", "t,o(b)", treg, BFD_RELOC_LO16, breg); |
7842 | macro_build (NULL, "srl", "d,w,<", AT, treg, 8); | |
252b5132 | 7843 | if (target_big_endian) |
f9419b05 | 7844 | --offset_expr.X_add_number; |
252b5132 | 7845 | else |
f9419b05 | 7846 | ++offset_expr.X_add_number; |
67c0d1eb | 7847 | macro_build (&offset_expr, "sb", "t,o(b)", AT, BFD_RELOC_LO16, breg); |
252b5132 RH |
7848 | break; |
7849 | ||
7850 | case M_USD: | |
7851 | s = "sdl"; | |
7852 | s2 = "sdr"; | |
7853 | off = 7; | |
7854 | goto usw; | |
7855 | case M_USW: | |
7856 | s = "swl"; | |
7857 | s2 = "swr"; | |
7858 | off = 3; | |
7859 | usw: | |
7860 | if (offset_expr.X_add_number >= 0x8000 - off) | |
7861 | as_bad (_("operand overflow")); | |
7862 | if (! target_big_endian) | |
7863 | offset_expr.X_add_number += off; | |
67c0d1eb | 7864 | macro_build (&offset_expr, s, "t,o(b)", treg, BFD_RELOC_LO16, breg); |
252b5132 RH |
7865 | if (! target_big_endian) |
7866 | offset_expr.X_add_number -= off; | |
7867 | else | |
7868 | offset_expr.X_add_number += off; | |
67c0d1eb | 7869 | macro_build (&offset_expr, s2, "t,o(b)", treg, BFD_RELOC_LO16, breg); |
8fc2e39e | 7870 | break; |
252b5132 RH |
7871 | |
7872 | case M_USD_A: | |
7873 | s = "sdl"; | |
7874 | s2 = "sdr"; | |
7875 | off = 7; | |
7876 | goto uswa; | |
7877 | case M_USW_A: | |
7878 | s = "swl"; | |
7879 | s2 = "swr"; | |
7880 | off = 3; | |
7881 | uswa: | |
d6bc6245 | 7882 | used_at = 1; |
67c0d1eb | 7883 | load_address (AT, &offset_expr, &used_at); |
252b5132 | 7884 | if (breg != 0) |
67c0d1eb | 7885 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", AT, AT, breg); |
252b5132 RH |
7886 | if (! target_big_endian) |
7887 | expr1.X_add_number = off; | |
7888 | else | |
7889 | expr1.X_add_number = 0; | |
67c0d1eb | 7890 | macro_build (&expr1, s, "t,o(b)", treg, BFD_RELOC_LO16, AT); |
252b5132 RH |
7891 | if (! target_big_endian) |
7892 | expr1.X_add_number = 0; | |
7893 | else | |
7894 | expr1.X_add_number = off; | |
67c0d1eb | 7895 | macro_build (&expr1, s2, "t,o(b)", treg, BFD_RELOC_LO16, AT); |
252b5132 RH |
7896 | break; |
7897 | ||
7898 | case M_USH_A: | |
d6bc6245 | 7899 | used_at = 1; |
67c0d1eb | 7900 | load_address (AT, &offset_expr, &used_at); |
252b5132 | 7901 | if (breg != 0) |
67c0d1eb | 7902 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", AT, AT, breg); |
252b5132 RH |
7903 | if (! target_big_endian) |
7904 | expr1.X_add_number = 0; | |
67c0d1eb RS |
7905 | macro_build (&expr1, "sb", "t,o(b)", treg, BFD_RELOC_LO16, AT); |
7906 | macro_build (NULL, "srl", "d,w,<", treg, treg, 8); | |
252b5132 RH |
7907 | if (! target_big_endian) |
7908 | expr1.X_add_number = 1; | |
7909 | else | |
7910 | expr1.X_add_number = 0; | |
67c0d1eb | 7911 | macro_build (&expr1, "sb", "t,o(b)", treg, BFD_RELOC_LO16, AT); |
252b5132 RH |
7912 | if (! target_big_endian) |
7913 | expr1.X_add_number = 0; | |
7914 | else | |
7915 | expr1.X_add_number = 1; | |
67c0d1eb RS |
7916 | macro_build (&expr1, "lbu", "t,o(b)", AT, BFD_RELOC_LO16, AT); |
7917 | macro_build (NULL, "sll", "d,w,<", treg, treg, 8); | |
7918 | macro_build (NULL, "or", "d,v,t", treg, treg, AT); | |
252b5132 RH |
7919 | break; |
7920 | ||
7921 | default: | |
7922 | /* FIXME: Check if this is one of the itbl macros, since they | |
bdaaa2e1 | 7923 | are added dynamically. */ |
252b5132 RH |
7924 | as_bad (_("Macro %s not implemented yet"), ip->insn_mo->name); |
7925 | break; | |
7926 | } | |
8fc2e39e TS |
7927 | if (mips_opts.noat && used_at) |
7928 | as_bad (_("Macro used $at after \".set noat\"")); | |
252b5132 RH |
7929 | } |
7930 | ||
7931 | /* Implement macros in mips16 mode. */ | |
7932 | ||
7933 | static void | |
17a2f251 | 7934 | mips16_macro (struct mips_cl_insn *ip) |
252b5132 RH |
7935 | { |
7936 | int mask; | |
7937 | int xreg, yreg, zreg, tmp; | |
252b5132 RH |
7938 | expressionS expr1; |
7939 | int dbl; | |
7940 | const char *s, *s2, *s3; | |
7941 | ||
7942 | mask = ip->insn_mo->mask; | |
7943 | ||
bf12938e RS |
7944 | xreg = MIPS16_EXTRACT_OPERAND (RX, *ip); |
7945 | yreg = MIPS16_EXTRACT_OPERAND (RY, *ip); | |
7946 | zreg = MIPS16_EXTRACT_OPERAND (RZ, *ip); | |
252b5132 | 7947 | |
252b5132 RH |
7948 | expr1.X_op = O_constant; |
7949 | expr1.X_op_symbol = NULL; | |
7950 | expr1.X_add_symbol = NULL; | |
7951 | expr1.X_add_number = 1; | |
7952 | ||
7953 | dbl = 0; | |
7954 | ||
7955 | switch (mask) | |
7956 | { | |
7957 | default: | |
7958 | internalError (); | |
7959 | ||
7960 | case M_DDIV_3: | |
7961 | dbl = 1; | |
7962 | case M_DIV_3: | |
7963 | s = "mflo"; | |
7964 | goto do_div3; | |
7965 | case M_DREM_3: | |
7966 | dbl = 1; | |
7967 | case M_REM_3: | |
7968 | s = "mfhi"; | |
7969 | do_div3: | |
7d10b47d | 7970 | start_noreorder (); |
67c0d1eb | 7971 | macro_build (NULL, dbl ? "ddiv" : "div", "0,x,y", xreg, yreg); |
252b5132 | 7972 | expr1.X_add_number = 2; |
67c0d1eb RS |
7973 | macro_build (&expr1, "bnez", "x,p", yreg); |
7974 | macro_build (NULL, "break", "6", 7); | |
bdaaa2e1 | 7975 | |
252b5132 RH |
7976 | /* FIXME: The normal code checks for of -1 / -0x80000000 here, |
7977 | since that causes an overflow. We should do that as well, | |
7978 | but I don't see how to do the comparisons without a temporary | |
7979 | register. */ | |
7d10b47d | 7980 | end_noreorder (); |
67c0d1eb | 7981 | macro_build (NULL, s, "x", zreg); |
252b5132 RH |
7982 | break; |
7983 | ||
7984 | case M_DIVU_3: | |
7985 | s = "divu"; | |
7986 | s2 = "mflo"; | |
7987 | goto do_divu3; | |
7988 | case M_REMU_3: | |
7989 | s = "divu"; | |
7990 | s2 = "mfhi"; | |
7991 | goto do_divu3; | |
7992 | case M_DDIVU_3: | |
7993 | s = "ddivu"; | |
7994 | s2 = "mflo"; | |
7995 | goto do_divu3; | |
7996 | case M_DREMU_3: | |
7997 | s = "ddivu"; | |
7998 | s2 = "mfhi"; | |
7999 | do_divu3: | |
7d10b47d | 8000 | start_noreorder (); |
67c0d1eb | 8001 | macro_build (NULL, s, "0,x,y", xreg, yreg); |
252b5132 | 8002 | expr1.X_add_number = 2; |
67c0d1eb RS |
8003 | macro_build (&expr1, "bnez", "x,p", yreg); |
8004 | macro_build (NULL, "break", "6", 7); | |
7d10b47d | 8005 | end_noreorder (); |
67c0d1eb | 8006 | macro_build (NULL, s2, "x", zreg); |
252b5132 RH |
8007 | break; |
8008 | ||
8009 | case M_DMUL: | |
8010 | dbl = 1; | |
8011 | case M_MUL: | |
67c0d1eb RS |
8012 | macro_build (NULL, dbl ? "dmultu" : "multu", "x,y", xreg, yreg); |
8013 | macro_build (NULL, "mflo", "x", zreg); | |
8fc2e39e | 8014 | break; |
252b5132 RH |
8015 | |
8016 | case M_DSUBU_I: | |
8017 | dbl = 1; | |
8018 | goto do_subu; | |
8019 | case M_SUBU_I: | |
8020 | do_subu: | |
8021 | if (imm_expr.X_op != O_constant) | |
8022 | as_bad (_("Unsupported large constant")); | |
8023 | imm_expr.X_add_number = -imm_expr.X_add_number; | |
67c0d1eb | 8024 | macro_build (&imm_expr, dbl ? "daddiu" : "addiu", "y,x,4", yreg, xreg); |
252b5132 RH |
8025 | break; |
8026 | ||
8027 | case M_SUBU_I_2: | |
8028 | if (imm_expr.X_op != O_constant) | |
8029 | as_bad (_("Unsupported large constant")); | |
8030 | imm_expr.X_add_number = -imm_expr.X_add_number; | |
67c0d1eb | 8031 | macro_build (&imm_expr, "addiu", "x,k", xreg); |
252b5132 RH |
8032 | break; |
8033 | ||
8034 | case M_DSUBU_I_2: | |
8035 | if (imm_expr.X_op != O_constant) | |
8036 | as_bad (_("Unsupported large constant")); | |
8037 | imm_expr.X_add_number = -imm_expr.X_add_number; | |
67c0d1eb | 8038 | macro_build (&imm_expr, "daddiu", "y,j", yreg); |
252b5132 RH |
8039 | break; |
8040 | ||
8041 | case M_BEQ: | |
8042 | s = "cmp"; | |
8043 | s2 = "bteqz"; | |
8044 | goto do_branch; | |
8045 | case M_BNE: | |
8046 | s = "cmp"; | |
8047 | s2 = "btnez"; | |
8048 | goto do_branch; | |
8049 | case M_BLT: | |
8050 | s = "slt"; | |
8051 | s2 = "btnez"; | |
8052 | goto do_branch; | |
8053 | case M_BLTU: | |
8054 | s = "sltu"; | |
8055 | s2 = "btnez"; | |
8056 | goto do_branch; | |
8057 | case M_BLE: | |
8058 | s = "slt"; | |
8059 | s2 = "bteqz"; | |
8060 | goto do_reverse_branch; | |
8061 | case M_BLEU: | |
8062 | s = "sltu"; | |
8063 | s2 = "bteqz"; | |
8064 | goto do_reverse_branch; | |
8065 | case M_BGE: | |
8066 | s = "slt"; | |
8067 | s2 = "bteqz"; | |
8068 | goto do_branch; | |
8069 | case M_BGEU: | |
8070 | s = "sltu"; | |
8071 | s2 = "bteqz"; | |
8072 | goto do_branch; | |
8073 | case M_BGT: | |
8074 | s = "slt"; | |
8075 | s2 = "btnez"; | |
8076 | goto do_reverse_branch; | |
8077 | case M_BGTU: | |
8078 | s = "sltu"; | |
8079 | s2 = "btnez"; | |
8080 | ||
8081 | do_reverse_branch: | |
8082 | tmp = xreg; | |
8083 | xreg = yreg; | |
8084 | yreg = tmp; | |
8085 | ||
8086 | do_branch: | |
67c0d1eb RS |
8087 | macro_build (NULL, s, "x,y", xreg, yreg); |
8088 | macro_build (&offset_expr, s2, "p"); | |
252b5132 RH |
8089 | break; |
8090 | ||
8091 | case M_BEQ_I: | |
8092 | s = "cmpi"; | |
8093 | s2 = "bteqz"; | |
8094 | s3 = "x,U"; | |
8095 | goto do_branch_i; | |
8096 | case M_BNE_I: | |
8097 | s = "cmpi"; | |
8098 | s2 = "btnez"; | |
8099 | s3 = "x,U"; | |
8100 | goto do_branch_i; | |
8101 | case M_BLT_I: | |
8102 | s = "slti"; | |
8103 | s2 = "btnez"; | |
8104 | s3 = "x,8"; | |
8105 | goto do_branch_i; | |
8106 | case M_BLTU_I: | |
8107 | s = "sltiu"; | |
8108 | s2 = "btnez"; | |
8109 | s3 = "x,8"; | |
8110 | goto do_branch_i; | |
8111 | case M_BLE_I: | |
8112 | s = "slti"; | |
8113 | s2 = "btnez"; | |
8114 | s3 = "x,8"; | |
8115 | goto do_addone_branch_i; | |
8116 | case M_BLEU_I: | |
8117 | s = "sltiu"; | |
8118 | s2 = "btnez"; | |
8119 | s3 = "x,8"; | |
8120 | goto do_addone_branch_i; | |
8121 | case M_BGE_I: | |
8122 | s = "slti"; | |
8123 | s2 = "bteqz"; | |
8124 | s3 = "x,8"; | |
8125 | goto do_branch_i; | |
8126 | case M_BGEU_I: | |
8127 | s = "sltiu"; | |
8128 | s2 = "bteqz"; | |
8129 | s3 = "x,8"; | |
8130 | goto do_branch_i; | |
8131 | case M_BGT_I: | |
8132 | s = "slti"; | |
8133 | s2 = "bteqz"; | |
8134 | s3 = "x,8"; | |
8135 | goto do_addone_branch_i; | |
8136 | case M_BGTU_I: | |
8137 | s = "sltiu"; | |
8138 | s2 = "bteqz"; | |
8139 | s3 = "x,8"; | |
8140 | ||
8141 | do_addone_branch_i: | |
8142 | if (imm_expr.X_op != O_constant) | |
8143 | as_bad (_("Unsupported large constant")); | |
8144 | ++imm_expr.X_add_number; | |
8145 | ||
8146 | do_branch_i: | |
67c0d1eb RS |
8147 | macro_build (&imm_expr, s, s3, xreg); |
8148 | macro_build (&offset_expr, s2, "p"); | |
252b5132 RH |
8149 | break; |
8150 | ||
8151 | case M_ABS: | |
8152 | expr1.X_add_number = 0; | |
67c0d1eb | 8153 | macro_build (&expr1, "slti", "x,8", yreg); |
252b5132 | 8154 | if (xreg != yreg) |
67c0d1eb | 8155 | move_register (xreg, yreg); |
252b5132 | 8156 | expr1.X_add_number = 2; |
67c0d1eb RS |
8157 | macro_build (&expr1, "bteqz", "p"); |
8158 | macro_build (NULL, "neg", "x,w", xreg, xreg); | |
252b5132 RH |
8159 | } |
8160 | } | |
8161 | ||
8162 | /* For consistency checking, verify that all bits are specified either | |
8163 | by the match/mask part of the instruction definition, or by the | |
8164 | operand list. */ | |
8165 | static int | |
17a2f251 | 8166 | validate_mips_insn (const struct mips_opcode *opc) |
252b5132 RH |
8167 | { |
8168 | const char *p = opc->args; | |
8169 | char c; | |
8170 | unsigned long used_bits = opc->mask; | |
8171 | ||
8172 | if ((used_bits & opc->match) != opc->match) | |
8173 | { | |
8174 | as_bad (_("internal: bad mips opcode (mask error): %s %s"), | |
8175 | opc->name, opc->args); | |
8176 | return 0; | |
8177 | } | |
8178 | #define USE_BITS(mask,shift) (used_bits |= ((mask) << (shift))) | |
8179 | while (*p) | |
8180 | switch (c = *p++) | |
8181 | { | |
8182 | case ',': break; | |
8183 | case '(': break; | |
8184 | case ')': break; | |
af7ee8bf CD |
8185 | case '+': |
8186 | switch (c = *p++) | |
8187 | { | |
9bcd4f99 TS |
8188 | case '1': USE_BITS (OP_MASK_UDI1, OP_SH_UDI1); break; |
8189 | case '2': USE_BITS (OP_MASK_UDI2, OP_SH_UDI2); break; | |
8190 | case '3': USE_BITS (OP_MASK_UDI3, OP_SH_UDI3); break; | |
8191 | case '4': USE_BITS (OP_MASK_UDI4, OP_SH_UDI4); break; | |
af7ee8bf CD |
8192 | case 'A': USE_BITS (OP_MASK_SHAMT, OP_SH_SHAMT); break; |
8193 | case 'B': USE_BITS (OP_MASK_INSMSB, OP_SH_INSMSB); break; | |
8194 | case 'C': USE_BITS (OP_MASK_EXTMSBD, OP_SH_EXTMSBD); break; | |
bbcc0807 CD |
8195 | case 'D': USE_BITS (OP_MASK_RD, OP_SH_RD); |
8196 | USE_BITS (OP_MASK_SEL, OP_SH_SEL); break; | |
5f74bc13 CD |
8197 | case 'E': USE_BITS (OP_MASK_SHAMT, OP_SH_SHAMT); break; |
8198 | case 'F': USE_BITS (OP_MASK_INSMSB, OP_SH_INSMSB); break; | |
8199 | case 'G': USE_BITS (OP_MASK_EXTMSBD, OP_SH_EXTMSBD); break; | |
8200 | case 'H': USE_BITS (OP_MASK_EXTMSBD, OP_SH_EXTMSBD); break; | |
8201 | case 'I': break; | |
ef2e4d86 CF |
8202 | case 't': USE_BITS (OP_MASK_RT, OP_SH_RT); break; |
8203 | case 'T': USE_BITS (OP_MASK_RT, OP_SH_RT); | |
8204 | USE_BITS (OP_MASK_SEL, OP_SH_SEL); break; | |
af7ee8bf CD |
8205 | default: |
8206 | as_bad (_("internal: bad mips opcode (unknown extension operand type `+%c'): %s %s"), | |
8207 | c, opc->name, opc->args); | |
8208 | return 0; | |
8209 | } | |
8210 | break; | |
252b5132 RH |
8211 | case '<': USE_BITS (OP_MASK_SHAMT, OP_SH_SHAMT); break; |
8212 | case '>': USE_BITS (OP_MASK_SHAMT, OP_SH_SHAMT); break; | |
8213 | case 'A': break; | |
4372b673 | 8214 | case 'B': USE_BITS (OP_MASK_CODE20, OP_SH_CODE20); break; |
252b5132 RH |
8215 | case 'C': USE_BITS (OP_MASK_COPZ, OP_SH_COPZ); break; |
8216 | case 'D': USE_BITS (OP_MASK_FD, OP_SH_FD); break; | |
8217 | case 'E': USE_BITS (OP_MASK_RT, OP_SH_RT); break; | |
8218 | case 'F': break; | |
8219 | case 'G': USE_BITS (OP_MASK_RD, OP_SH_RD); break; | |
156c2f8b | 8220 | case 'H': USE_BITS (OP_MASK_SEL, OP_SH_SEL); break; |
252b5132 | 8221 | case 'I': break; |
e972090a | 8222 | case 'J': USE_BITS (OP_MASK_CODE19, OP_SH_CODE19); break; |
af7ee8bf | 8223 | case 'K': USE_BITS (OP_MASK_RD, OP_SH_RD); break; |
252b5132 RH |
8224 | case 'L': break; |
8225 | case 'M': USE_BITS (OP_MASK_CCC, OP_SH_CCC); break; | |
8226 | case 'N': USE_BITS (OP_MASK_BCC, OP_SH_BCC); break; | |
deec1734 CD |
8227 | case 'O': USE_BITS (OP_MASK_ALN, OP_SH_ALN); break; |
8228 | case 'Q': USE_BITS (OP_MASK_VSEL, OP_SH_VSEL); | |
8229 | USE_BITS (OP_MASK_FT, OP_SH_FT); break; | |
252b5132 RH |
8230 | case 'R': USE_BITS (OP_MASK_FR, OP_SH_FR); break; |
8231 | case 'S': USE_BITS (OP_MASK_FS, OP_SH_FS); break; | |
8232 | case 'T': USE_BITS (OP_MASK_FT, OP_SH_FT); break; | |
8233 | case 'V': USE_BITS (OP_MASK_FS, OP_SH_FS); break; | |
8234 | case 'W': USE_BITS (OP_MASK_FT, OP_SH_FT); break; | |
deec1734 CD |
8235 | case 'X': USE_BITS (OP_MASK_FD, OP_SH_FD); break; |
8236 | case 'Y': USE_BITS (OP_MASK_FS, OP_SH_FS); break; | |
8237 | case 'Z': USE_BITS (OP_MASK_FT, OP_SH_FT); break; | |
252b5132 RH |
8238 | case 'a': USE_BITS (OP_MASK_TARGET, OP_SH_TARGET); break; |
8239 | case 'b': USE_BITS (OP_MASK_RS, OP_SH_RS); break; | |
8240 | case 'c': USE_BITS (OP_MASK_CODE, OP_SH_CODE); break; | |
8241 | case 'd': USE_BITS (OP_MASK_RD, OP_SH_RD); break; | |
8242 | case 'f': break; | |
8243 | case 'h': USE_BITS (OP_MASK_PREFX, OP_SH_PREFX); break; | |
8244 | case 'i': USE_BITS (OP_MASK_IMMEDIATE, OP_SH_IMMEDIATE); break; | |
8245 | case 'j': USE_BITS (OP_MASK_DELTA, OP_SH_DELTA); break; | |
8246 | case 'k': USE_BITS (OP_MASK_CACHE, OP_SH_CACHE); break; | |
8247 | case 'l': break; | |
8248 | case 'o': USE_BITS (OP_MASK_DELTA, OP_SH_DELTA); break; | |
8249 | case 'p': USE_BITS (OP_MASK_DELTA, OP_SH_DELTA); break; | |
8250 | case 'q': USE_BITS (OP_MASK_CODE2, OP_SH_CODE2); break; | |
8251 | case 'r': USE_BITS (OP_MASK_RS, OP_SH_RS); break; | |
8252 | case 's': USE_BITS (OP_MASK_RS, OP_SH_RS); break; | |
8253 | case 't': USE_BITS (OP_MASK_RT, OP_SH_RT); break; | |
8254 | case 'u': USE_BITS (OP_MASK_IMMEDIATE, OP_SH_IMMEDIATE); break; | |
8255 | case 'v': USE_BITS (OP_MASK_RS, OP_SH_RS); break; | |
8256 | case 'w': USE_BITS (OP_MASK_RT, OP_SH_RT); break; | |
8257 | case 'x': break; | |
8258 | case 'z': break; | |
8259 | case 'P': USE_BITS (OP_MASK_PERFREG, OP_SH_PERFREG); break; | |
4372b673 NC |
8260 | case 'U': USE_BITS (OP_MASK_RD, OP_SH_RD); |
8261 | USE_BITS (OP_MASK_RT, OP_SH_RT); break; | |
60b63b72 RS |
8262 | case 'e': USE_BITS (OP_MASK_VECBYTE, OP_SH_VECBYTE); break; |
8263 | case '%': USE_BITS (OP_MASK_VECALIGN, OP_SH_VECALIGN); break; | |
8264 | case '[': break; | |
8265 | case ']': break; | |
8b082fb1 | 8266 | case '2': USE_BITS (OP_MASK_BP, OP_SH_BP); break; |
74cd071d CF |
8267 | case '3': USE_BITS (OP_MASK_SA3, OP_SH_SA3); break; |
8268 | case '4': USE_BITS (OP_MASK_SA4, OP_SH_SA4); break; | |
8269 | case '5': USE_BITS (OP_MASK_IMM8, OP_SH_IMM8); break; | |
8270 | case '6': USE_BITS (OP_MASK_RS, OP_SH_RS); break; | |
8271 | case '7': USE_BITS (OP_MASK_DSPACC, OP_SH_DSPACC); break; | |
8272 | case '8': USE_BITS (OP_MASK_WRDSP, OP_SH_WRDSP); break; | |
8273 | case '9': USE_BITS (OP_MASK_DSPACC_S, OP_SH_DSPACC_S);break; | |
8274 | case '0': USE_BITS (OP_MASK_DSPSFT, OP_SH_DSPSFT); break; | |
8275 | case '\'': USE_BITS (OP_MASK_RDDSP, OP_SH_RDDSP); break; | |
8276 | case ':': USE_BITS (OP_MASK_DSPSFT_7, OP_SH_DSPSFT_7);break; | |
8277 | case '@': USE_BITS (OP_MASK_IMM10, OP_SH_IMM10); break; | |
ef2e4d86 CF |
8278 | case '!': USE_BITS (OP_MASK_MT_U, OP_SH_MT_U); break; |
8279 | case '$': USE_BITS (OP_MASK_MT_H, OP_SH_MT_H); break; | |
8280 | case '*': USE_BITS (OP_MASK_MTACC_T, OP_SH_MTACC_T); break; | |
8281 | case '&': USE_BITS (OP_MASK_MTACC_D, OP_SH_MTACC_D); break; | |
8282 | case 'g': USE_BITS (OP_MASK_RD, OP_SH_RD); break; | |
252b5132 RH |
8283 | default: |
8284 | as_bad (_("internal: bad mips opcode (unknown operand type `%c'): %s %s"), | |
8285 | c, opc->name, opc->args); | |
8286 | return 0; | |
8287 | } | |
8288 | #undef USE_BITS | |
8289 | if (used_bits != 0xffffffff) | |
8290 | { | |
8291 | as_bad (_("internal: bad mips opcode (bits 0x%lx undefined): %s %s"), | |
8292 | ~used_bits & 0xffffffff, opc->name, opc->args); | |
8293 | return 0; | |
8294 | } | |
8295 | return 1; | |
8296 | } | |
8297 | ||
9bcd4f99 TS |
8298 | /* UDI immediates. */ |
8299 | struct mips_immed { | |
8300 | char type; | |
8301 | unsigned int shift; | |
8302 | unsigned long mask; | |
8303 | const char * desc; | |
8304 | }; | |
8305 | ||
8306 | static const struct mips_immed mips_immed[] = { | |
8307 | { '1', OP_SH_UDI1, OP_MASK_UDI1, 0}, | |
8308 | { '2', OP_SH_UDI2, OP_MASK_UDI2, 0}, | |
8309 | { '3', OP_SH_UDI3, OP_MASK_UDI3, 0}, | |
8310 | { '4', OP_SH_UDI4, OP_MASK_UDI4, 0}, | |
8311 | { 0,0,0,0 } | |
8312 | }; | |
8313 | ||
7455baf8 TS |
8314 | /* Check whether an odd floating-point register is allowed. */ |
8315 | static int | |
8316 | mips_oddfpreg_ok (const struct mips_opcode *insn, int argnum) | |
8317 | { | |
8318 | const char *s = insn->name; | |
8319 | ||
8320 | if (insn->pinfo == INSN_MACRO) | |
8321 | /* Let a macro pass, we'll catch it later when it is expanded. */ | |
8322 | return 1; | |
8323 | ||
8324 | if (ISA_HAS_ODD_SINGLE_FPR (mips_opts.isa)) | |
8325 | { | |
8326 | /* Allow odd registers for single-precision ops. */ | |
8327 | switch (insn->pinfo & (FP_S | FP_D)) | |
8328 | { | |
8329 | case FP_S: | |
8330 | case 0: | |
8331 | return 1; /* both single precision - ok */ | |
8332 | case FP_D: | |
8333 | return 0; /* both double precision - fail */ | |
8334 | default: | |
8335 | break; | |
8336 | } | |
8337 | ||
8338 | /* Cvt.w.x and cvt.x.w allow an odd register for a 'w' or 's' operand. */ | |
8339 | s = strchr (insn->name, '.'); | |
8340 | if (argnum == 2) | |
8341 | s = s != NULL ? strchr (s + 1, '.') : NULL; | |
8342 | return (s != NULL && (s[1] == 'w' || s[1] == 's')); | |
8343 | } | |
8344 | ||
8345 | /* Single-precision coprocessor loads and moves are OK too. */ | |
8346 | if ((insn->pinfo & FP_S) | |
8347 | && (insn->pinfo & (INSN_COPROC_MEMORY_DELAY | INSN_STORE_MEMORY | |
8348 | | INSN_LOAD_COPROC_DELAY | INSN_COPROC_MOVE_DELAY))) | |
8349 | return 1; | |
8350 | ||
8351 | return 0; | |
8352 | } | |
8353 | ||
252b5132 RH |
8354 | /* This routine assembles an instruction into its binary format. As a |
8355 | side effect, it sets one of the global variables imm_reloc or | |
8356 | offset_reloc to the type of relocation to do if one of the operands | |
8357 | is an address expression. */ | |
8358 | ||
8359 | static void | |
17a2f251 | 8360 | mips_ip (char *str, struct mips_cl_insn *ip) |
252b5132 RH |
8361 | { |
8362 | char *s; | |
8363 | const char *args; | |
43841e91 | 8364 | char c = 0; |
252b5132 RH |
8365 | struct mips_opcode *insn; |
8366 | char *argsStart; | |
8367 | unsigned int regno; | |
8368 | unsigned int lastregno = 0; | |
af7ee8bf | 8369 | unsigned int lastpos = 0; |
071742cf | 8370 | unsigned int limlo, limhi; |
252b5132 RH |
8371 | char *s_reset; |
8372 | char save_c = 0; | |
74cd071d | 8373 | offsetT min_range, max_range; |
707bfff6 TS |
8374 | int argnum; |
8375 | unsigned int rtype; | |
252b5132 RH |
8376 | |
8377 | insn_error = NULL; | |
8378 | ||
8379 | /* If the instruction contains a '.', we first try to match an instruction | |
8380 | including the '.'. Then we try again without the '.'. */ | |
8381 | insn = NULL; | |
3882b010 | 8382 | for (s = str; *s != '\0' && !ISSPACE (*s); ++s) |
252b5132 RH |
8383 | continue; |
8384 | ||
8385 | /* If we stopped on whitespace, then replace the whitespace with null for | |
8386 | the call to hash_find. Save the character we replaced just in case we | |
8387 | have to re-parse the instruction. */ | |
3882b010 | 8388 | if (ISSPACE (*s)) |
252b5132 RH |
8389 | { |
8390 | save_c = *s; | |
8391 | *s++ = '\0'; | |
8392 | } | |
bdaaa2e1 | 8393 | |
252b5132 RH |
8394 | insn = (struct mips_opcode *) hash_find (op_hash, str); |
8395 | ||
8396 | /* If we didn't find the instruction in the opcode table, try again, but | |
8397 | this time with just the instruction up to, but not including the | |
8398 | first '.'. */ | |
8399 | if (insn == NULL) | |
8400 | { | |
bdaaa2e1 | 8401 | /* Restore the character we overwrite above (if any). */ |
252b5132 RH |
8402 | if (save_c) |
8403 | *(--s) = save_c; | |
8404 | ||
8405 | /* Scan up to the first '.' or whitespace. */ | |
3882b010 L |
8406 | for (s = str; |
8407 | *s != '\0' && *s != '.' && !ISSPACE (*s); | |
8408 | ++s) | |
252b5132 RH |
8409 | continue; |
8410 | ||
8411 | /* If we did not find a '.', then we can quit now. */ | |
8412 | if (*s != '.') | |
8413 | { | |
8414 | insn_error = "unrecognized opcode"; | |
8415 | return; | |
8416 | } | |
8417 | ||
8418 | /* Lookup the instruction in the hash table. */ | |
8419 | *s++ = '\0'; | |
8420 | if ((insn = (struct mips_opcode *) hash_find (op_hash, str)) == NULL) | |
8421 | { | |
8422 | insn_error = "unrecognized opcode"; | |
8423 | return; | |
8424 | } | |
252b5132 RH |
8425 | } |
8426 | ||
8427 | argsStart = s; | |
8428 | for (;;) | |
8429 | { | |
b34976b6 | 8430 | bfd_boolean ok; |
252b5132 RH |
8431 | |
8432 | assert (strcmp (insn->name, str) == 0); | |
8433 | ||
1f25f5d3 CD |
8434 | if (OPCODE_IS_MEMBER (insn, |
8435 | (mips_opts.isa | |
9b3f89ee TS |
8436 | /* We don't check for mips_opts.mips16 here since |
8437 | we want to allow jalx if -mips16 was specified | |
8438 | on the command line. */ | |
3396de36 | 8439 | | (file_ase_mips16 ? INSN_MIPS16 : 0) |
deec1734 | 8440 | | (mips_opts.ase_mdmx ? INSN_MDMX : 0) |
74cd071d | 8441 | | (mips_opts.ase_dsp ? INSN_DSP : 0) |
65263ce3 TS |
8442 | | ((mips_opts.ase_dsp && ISA_SUPPORTS_DSP64_ASE) |
8443 | ? INSN_DSP64 : 0) | |
8b082fb1 | 8444 | | (mips_opts.ase_dspr2 ? INSN_DSPR2 : 0) |
ef2e4d86 | 8445 | | (mips_opts.ase_mt ? INSN_MT : 0) |
e16bfa71 TS |
8446 | | (mips_opts.ase_mips3d ? INSN_MIPS3D : 0) |
8447 | | (mips_opts.ase_smartmips ? INSN_SMARTMIPS : 0)), | |
fef14a42 | 8448 | mips_opts.arch)) |
b34976b6 | 8449 | ok = TRUE; |
bdaaa2e1 | 8450 | else |
b34976b6 | 8451 | ok = FALSE; |
bdaaa2e1 | 8452 | |
252b5132 RH |
8453 | if (insn->pinfo != INSN_MACRO) |
8454 | { | |
fef14a42 | 8455 | if (mips_opts.arch == CPU_R4650 && (insn->pinfo & FP_D) != 0) |
b34976b6 | 8456 | ok = FALSE; |
252b5132 RH |
8457 | } |
8458 | ||
8459 | if (! ok) | |
8460 | { | |
8461 | if (insn + 1 < &mips_opcodes[NUMOPCODES] | |
8462 | && strcmp (insn->name, insn[1].name) == 0) | |
8463 | { | |
8464 | ++insn; | |
8465 | continue; | |
8466 | } | |
252b5132 | 8467 | else |
beae10d5 | 8468 | { |
268f6bed L |
8469 | if (!insn_error) |
8470 | { | |
8471 | static char buf[100]; | |
fef14a42 TS |
8472 | sprintf (buf, |
8473 | _("opcode not supported on this processor: %s (%s)"), | |
8474 | mips_cpu_info_from_arch (mips_opts.arch)->name, | |
8475 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
268f6bed L |
8476 | insn_error = buf; |
8477 | } | |
8478 | if (save_c) | |
8479 | *(--s) = save_c; | |
2bd7f1f3 | 8480 | return; |
252b5132 | 8481 | } |
252b5132 RH |
8482 | } |
8483 | ||
1e915849 | 8484 | create_insn (ip, insn); |
268f6bed | 8485 | insn_error = NULL; |
707bfff6 | 8486 | argnum = 1; |
252b5132 RH |
8487 | for (args = insn->args;; ++args) |
8488 | { | |
deec1734 CD |
8489 | int is_mdmx; |
8490 | ||
ad8d3bb3 | 8491 | s += strspn (s, " \t"); |
deec1734 | 8492 | is_mdmx = 0; |
252b5132 RH |
8493 | switch (*args) |
8494 | { | |
8495 | case '\0': /* end of args */ | |
8496 | if (*s == '\0') | |
8497 | return; | |
8498 | break; | |
8499 | ||
8b082fb1 TS |
8500 | case '2': /* dsp 2-bit unsigned immediate in bit 11 */ |
8501 | my_getExpression (&imm_expr, s); | |
8502 | check_absolute_expr (ip, &imm_expr); | |
8503 | if ((unsigned long) imm_expr.X_add_number != 1 | |
8504 | && (unsigned long) imm_expr.X_add_number != 3) | |
8505 | { | |
8506 | as_bad (_("BALIGN immediate not 1 or 3 (%lu)"), | |
8507 | (unsigned long) imm_expr.X_add_number); | |
8508 | } | |
8509 | INSERT_OPERAND (BP, *ip, imm_expr.X_add_number); | |
8510 | imm_expr.X_op = O_absent; | |
8511 | s = expr_end; | |
8512 | continue; | |
8513 | ||
74cd071d CF |
8514 | case '3': /* dsp 3-bit unsigned immediate in bit 21 */ |
8515 | my_getExpression (&imm_expr, s); | |
8516 | check_absolute_expr (ip, &imm_expr); | |
8517 | if (imm_expr.X_add_number & ~OP_MASK_SA3) | |
8518 | { | |
a9e24354 TS |
8519 | as_bad (_("DSP immediate not in range 0..%d (%lu)"), |
8520 | OP_MASK_SA3, (unsigned long) imm_expr.X_add_number); | |
74cd071d | 8521 | } |
a9e24354 | 8522 | INSERT_OPERAND (SA3, *ip, imm_expr.X_add_number); |
74cd071d CF |
8523 | imm_expr.X_op = O_absent; |
8524 | s = expr_end; | |
8525 | continue; | |
8526 | ||
8527 | case '4': /* dsp 4-bit unsigned immediate in bit 21 */ | |
8528 | my_getExpression (&imm_expr, s); | |
8529 | check_absolute_expr (ip, &imm_expr); | |
8530 | if (imm_expr.X_add_number & ~OP_MASK_SA4) | |
8531 | { | |
a9e24354 TS |
8532 | as_bad (_("DSP immediate not in range 0..%d (%lu)"), |
8533 | OP_MASK_SA4, (unsigned long) imm_expr.X_add_number); | |
74cd071d | 8534 | } |
a9e24354 | 8535 | INSERT_OPERAND (SA4, *ip, imm_expr.X_add_number); |
74cd071d CF |
8536 | imm_expr.X_op = O_absent; |
8537 | s = expr_end; | |
8538 | continue; | |
8539 | ||
8540 | case '5': /* dsp 8-bit unsigned immediate in bit 16 */ | |
8541 | my_getExpression (&imm_expr, s); | |
8542 | check_absolute_expr (ip, &imm_expr); | |
8543 | if (imm_expr.X_add_number & ~OP_MASK_IMM8) | |
8544 | { | |
a9e24354 TS |
8545 | as_bad (_("DSP immediate not in range 0..%d (%lu)"), |
8546 | OP_MASK_IMM8, (unsigned long) imm_expr.X_add_number); | |
74cd071d | 8547 | } |
a9e24354 | 8548 | INSERT_OPERAND (IMM8, *ip, imm_expr.X_add_number); |
74cd071d CF |
8549 | imm_expr.X_op = O_absent; |
8550 | s = expr_end; | |
8551 | continue; | |
8552 | ||
8553 | case '6': /* dsp 5-bit unsigned immediate in bit 21 */ | |
8554 | my_getExpression (&imm_expr, s); | |
8555 | check_absolute_expr (ip, &imm_expr); | |
8556 | if (imm_expr.X_add_number & ~OP_MASK_RS) | |
8557 | { | |
a9e24354 TS |
8558 | as_bad (_("DSP immediate not in range 0..%d (%lu)"), |
8559 | OP_MASK_RS, (unsigned long) imm_expr.X_add_number); | |
74cd071d | 8560 | } |
a9e24354 | 8561 | INSERT_OPERAND (RS, *ip, imm_expr.X_add_number); |
74cd071d CF |
8562 | imm_expr.X_op = O_absent; |
8563 | s = expr_end; | |
8564 | continue; | |
8565 | ||
8566 | case '7': /* four dsp accumulators in bits 11,12 */ | |
8567 | if (s[0] == '$' && s[1] == 'a' && s[2] == 'c' && | |
8568 | s[3] >= '0' && s[3] <= '3') | |
8569 | { | |
8570 | regno = s[3] - '0'; | |
8571 | s += 4; | |
a9e24354 | 8572 | INSERT_OPERAND (DSPACC, *ip, regno); |
74cd071d CF |
8573 | continue; |
8574 | } | |
8575 | else | |
8576 | as_bad (_("Invalid dsp acc register")); | |
8577 | break; | |
8578 | ||
8579 | case '8': /* dsp 6-bit unsigned immediate in bit 11 */ | |
8580 | my_getExpression (&imm_expr, s); | |
8581 | check_absolute_expr (ip, &imm_expr); | |
8582 | if (imm_expr.X_add_number & ~OP_MASK_WRDSP) | |
8583 | { | |
a9e24354 TS |
8584 | as_bad (_("DSP immediate not in range 0..%d (%lu)"), |
8585 | OP_MASK_WRDSP, | |
8586 | (unsigned long) imm_expr.X_add_number); | |
74cd071d | 8587 | } |
a9e24354 | 8588 | INSERT_OPERAND (WRDSP, *ip, imm_expr.X_add_number); |
74cd071d CF |
8589 | imm_expr.X_op = O_absent; |
8590 | s = expr_end; | |
8591 | continue; | |
8592 | ||
8593 | case '9': /* four dsp accumulators in bits 21,22 */ | |
8594 | if (s[0] == '$' && s[1] == 'a' && s[2] == 'c' && | |
8595 | s[3] >= '0' && s[3] <= '3') | |
8596 | { | |
8597 | regno = s[3] - '0'; | |
8598 | s += 4; | |
a9e24354 | 8599 | INSERT_OPERAND (DSPACC_S, *ip, regno); |
74cd071d CF |
8600 | continue; |
8601 | } | |
8602 | else | |
8603 | as_bad (_("Invalid dsp acc register")); | |
8604 | break; | |
8605 | ||
8606 | case '0': /* dsp 6-bit signed immediate in bit 20 */ | |
8607 | my_getExpression (&imm_expr, s); | |
8608 | check_absolute_expr (ip, &imm_expr); | |
8609 | min_range = -((OP_MASK_DSPSFT + 1) >> 1); | |
8610 | max_range = ((OP_MASK_DSPSFT + 1) >> 1) - 1; | |
8611 | if (imm_expr.X_add_number < min_range || | |
8612 | imm_expr.X_add_number > max_range) | |
8613 | { | |
a9e24354 TS |
8614 | as_bad (_("DSP immediate not in range %ld..%ld (%ld)"), |
8615 | (long) min_range, (long) max_range, | |
8616 | (long) imm_expr.X_add_number); | |
74cd071d | 8617 | } |
a9e24354 | 8618 | INSERT_OPERAND (DSPSFT, *ip, imm_expr.X_add_number); |
74cd071d CF |
8619 | imm_expr.X_op = O_absent; |
8620 | s = expr_end; | |
8621 | continue; | |
8622 | ||
8623 | case '\'': /* dsp 6-bit unsigned immediate in bit 16 */ | |
8624 | my_getExpression (&imm_expr, s); | |
8625 | check_absolute_expr (ip, &imm_expr); | |
8626 | if (imm_expr.X_add_number & ~OP_MASK_RDDSP) | |
8627 | { | |
a9e24354 TS |
8628 | as_bad (_("DSP immediate not in range 0..%d (%lu)"), |
8629 | OP_MASK_RDDSP, | |
8630 | (unsigned long) imm_expr.X_add_number); | |
74cd071d | 8631 | } |
a9e24354 | 8632 | INSERT_OPERAND (RDDSP, *ip, imm_expr.X_add_number); |
74cd071d CF |
8633 | imm_expr.X_op = O_absent; |
8634 | s = expr_end; | |
8635 | continue; | |
8636 | ||
8637 | case ':': /* dsp 7-bit signed immediate in bit 19 */ | |
8638 | my_getExpression (&imm_expr, s); | |
8639 | check_absolute_expr (ip, &imm_expr); | |
8640 | min_range = -((OP_MASK_DSPSFT_7 + 1) >> 1); | |
8641 | max_range = ((OP_MASK_DSPSFT_7 + 1) >> 1) - 1; | |
8642 | if (imm_expr.X_add_number < min_range || | |
8643 | imm_expr.X_add_number > max_range) | |
8644 | { | |
a9e24354 TS |
8645 | as_bad (_("DSP immediate not in range %ld..%ld (%ld)"), |
8646 | (long) min_range, (long) max_range, | |
8647 | (long) imm_expr.X_add_number); | |
74cd071d | 8648 | } |
a9e24354 | 8649 | INSERT_OPERAND (DSPSFT_7, *ip, imm_expr.X_add_number); |
74cd071d CF |
8650 | imm_expr.X_op = O_absent; |
8651 | s = expr_end; | |
8652 | continue; | |
8653 | ||
8654 | case '@': /* dsp 10-bit signed immediate in bit 16 */ | |
8655 | my_getExpression (&imm_expr, s); | |
8656 | check_absolute_expr (ip, &imm_expr); | |
8657 | min_range = -((OP_MASK_IMM10 + 1) >> 1); | |
8658 | max_range = ((OP_MASK_IMM10 + 1) >> 1) - 1; | |
8659 | if (imm_expr.X_add_number < min_range || | |
8660 | imm_expr.X_add_number > max_range) | |
8661 | { | |
a9e24354 TS |
8662 | as_bad (_("DSP immediate not in range %ld..%ld (%ld)"), |
8663 | (long) min_range, (long) max_range, | |
8664 | (long) imm_expr.X_add_number); | |
74cd071d | 8665 | } |
a9e24354 | 8666 | INSERT_OPERAND (IMM10, *ip, imm_expr.X_add_number); |
74cd071d CF |
8667 | imm_expr.X_op = O_absent; |
8668 | s = expr_end; | |
8669 | continue; | |
8670 | ||
a9e24354 | 8671 | case '!': /* MT usermode flag bit. */ |
ef2e4d86 CF |
8672 | my_getExpression (&imm_expr, s); |
8673 | check_absolute_expr (ip, &imm_expr); | |
8674 | if (imm_expr.X_add_number & ~OP_MASK_MT_U) | |
a9e24354 TS |
8675 | as_bad (_("MT usermode bit not 0 or 1 (%lu)"), |
8676 | (unsigned long) imm_expr.X_add_number); | |
8677 | INSERT_OPERAND (MT_U, *ip, imm_expr.X_add_number); | |
ef2e4d86 CF |
8678 | imm_expr.X_op = O_absent; |
8679 | s = expr_end; | |
8680 | continue; | |
8681 | ||
a9e24354 | 8682 | case '$': /* MT load high flag bit. */ |
ef2e4d86 CF |
8683 | my_getExpression (&imm_expr, s); |
8684 | check_absolute_expr (ip, &imm_expr); | |
8685 | if (imm_expr.X_add_number & ~OP_MASK_MT_H) | |
a9e24354 TS |
8686 | as_bad (_("MT load high bit not 0 or 1 (%lu)"), |
8687 | (unsigned long) imm_expr.X_add_number); | |
8688 | INSERT_OPERAND (MT_H, *ip, imm_expr.X_add_number); | |
ef2e4d86 CF |
8689 | imm_expr.X_op = O_absent; |
8690 | s = expr_end; | |
8691 | continue; | |
8692 | ||
8693 | case '*': /* four dsp accumulators in bits 18,19 */ | |
8694 | if (s[0] == '$' && s[1] == 'a' && s[2] == 'c' && | |
8695 | s[3] >= '0' && s[3] <= '3') | |
8696 | { | |
8697 | regno = s[3] - '0'; | |
8698 | s += 4; | |
a9e24354 | 8699 | INSERT_OPERAND (MTACC_T, *ip, regno); |
ef2e4d86 CF |
8700 | continue; |
8701 | } | |
8702 | else | |
8703 | as_bad (_("Invalid dsp/smartmips acc register")); | |
8704 | break; | |
8705 | ||
8706 | case '&': /* four dsp accumulators in bits 13,14 */ | |
8707 | if (s[0] == '$' && s[1] == 'a' && s[2] == 'c' && | |
8708 | s[3] >= '0' && s[3] <= '3') | |
8709 | { | |
8710 | regno = s[3] - '0'; | |
8711 | s += 4; | |
a9e24354 | 8712 | INSERT_OPERAND (MTACC_D, *ip, regno); |
ef2e4d86 CF |
8713 | continue; |
8714 | } | |
8715 | else | |
8716 | as_bad (_("Invalid dsp/smartmips acc register")); | |
8717 | break; | |
8718 | ||
252b5132 | 8719 | case ',': |
a339155f | 8720 | ++argnum; |
252b5132 RH |
8721 | if (*s++ == *args) |
8722 | continue; | |
8723 | s--; | |
8724 | switch (*++args) | |
8725 | { | |
8726 | case 'r': | |
8727 | case 'v': | |
bf12938e | 8728 | INSERT_OPERAND (RS, *ip, lastregno); |
252b5132 RH |
8729 | continue; |
8730 | ||
8731 | case 'w': | |
bf12938e | 8732 | INSERT_OPERAND (RT, *ip, lastregno); |
38487616 TS |
8733 | continue; |
8734 | ||
252b5132 | 8735 | case 'W': |
bf12938e | 8736 | INSERT_OPERAND (FT, *ip, lastregno); |
252b5132 RH |
8737 | continue; |
8738 | ||
8739 | case 'V': | |
bf12938e | 8740 | INSERT_OPERAND (FS, *ip, lastregno); |
252b5132 RH |
8741 | continue; |
8742 | } | |
8743 | break; | |
8744 | ||
8745 | case '(': | |
8746 | /* Handle optional base register. | |
8747 | Either the base register is omitted or | |
bdaaa2e1 | 8748 | we must have a left paren. */ |
252b5132 RH |
8749 | /* This is dependent on the next operand specifier |
8750 | is a base register specification. */ | |
8751 | assert (args[1] == 'b' || args[1] == '5' | |
8752 | || args[1] == '-' || args[1] == '4'); | |
8753 | if (*s == '\0') | |
8754 | return; | |
8755 | ||
8756 | case ')': /* these must match exactly */ | |
60b63b72 RS |
8757 | case '[': |
8758 | case ']': | |
252b5132 RH |
8759 | if (*s++ == *args) |
8760 | continue; | |
8761 | break; | |
8762 | ||
af7ee8bf CD |
8763 | case '+': /* Opcode extension character. */ |
8764 | switch (*++args) | |
8765 | { | |
9bcd4f99 TS |
8766 | case '1': /* UDI immediates. */ |
8767 | case '2': | |
8768 | case '3': | |
8769 | case '4': | |
8770 | { | |
8771 | const struct mips_immed *imm = mips_immed; | |
8772 | ||
8773 | while (imm->type && imm->type != *args) | |
8774 | ++imm; | |
8775 | if (! imm->type) | |
8776 | internalError (); | |
8777 | my_getExpression (&imm_expr, s); | |
8778 | check_absolute_expr (ip, &imm_expr); | |
8779 | if ((unsigned long) imm_expr.X_add_number & ~imm->mask) | |
8780 | { | |
8781 | as_warn (_("Illegal %s number (%lu, 0x%lx)"), | |
8782 | imm->desc ? imm->desc : ip->insn_mo->name, | |
8783 | (unsigned long) imm_expr.X_add_number, | |
8784 | (unsigned long) imm_expr.X_add_number); | |
8785 | imm_expr.X_add_number &= imm->mask; | |
8786 | } | |
8787 | ip->insn_opcode |= ((unsigned long) imm_expr.X_add_number | |
8788 | << imm->shift); | |
8789 | imm_expr.X_op = O_absent; | |
8790 | s = expr_end; | |
8791 | } | |
8792 | continue; | |
8793 | ||
071742cf CD |
8794 | case 'A': /* ins/ext position, becomes LSB. */ |
8795 | limlo = 0; | |
8796 | limhi = 31; | |
5f74bc13 CD |
8797 | goto do_lsb; |
8798 | case 'E': | |
8799 | limlo = 32; | |
8800 | limhi = 63; | |
8801 | goto do_lsb; | |
8802 | do_lsb: | |
071742cf CD |
8803 | my_getExpression (&imm_expr, s); |
8804 | check_absolute_expr (ip, &imm_expr); | |
8805 | if ((unsigned long) imm_expr.X_add_number < limlo | |
8806 | || (unsigned long) imm_expr.X_add_number > limhi) | |
8807 | { | |
8808 | as_bad (_("Improper position (%lu)"), | |
8809 | (unsigned long) imm_expr.X_add_number); | |
8810 | imm_expr.X_add_number = limlo; | |
8811 | } | |
8812 | lastpos = imm_expr.X_add_number; | |
bf12938e | 8813 | INSERT_OPERAND (SHAMT, *ip, imm_expr.X_add_number); |
071742cf CD |
8814 | imm_expr.X_op = O_absent; |
8815 | s = expr_end; | |
8816 | continue; | |
8817 | ||
8818 | case 'B': /* ins size, becomes MSB. */ | |
8819 | limlo = 1; | |
8820 | limhi = 32; | |
5f74bc13 CD |
8821 | goto do_msb; |
8822 | case 'F': | |
8823 | limlo = 33; | |
8824 | limhi = 64; | |
8825 | goto do_msb; | |
8826 | do_msb: | |
071742cf CD |
8827 | my_getExpression (&imm_expr, s); |
8828 | check_absolute_expr (ip, &imm_expr); | |
8829 | /* Check for negative input so that small negative numbers | |
8830 | will not succeed incorrectly. The checks against | |
8831 | (pos+size) transitively check "size" itself, | |
8832 | assuming that "pos" is reasonable. */ | |
8833 | if ((long) imm_expr.X_add_number < 0 | |
8834 | || ((unsigned long) imm_expr.X_add_number | |
8835 | + lastpos) < limlo | |
8836 | || ((unsigned long) imm_expr.X_add_number | |
8837 | + lastpos) > limhi) | |
8838 | { | |
8839 | as_bad (_("Improper insert size (%lu, position %lu)"), | |
8840 | (unsigned long) imm_expr.X_add_number, | |
8841 | (unsigned long) lastpos); | |
8842 | imm_expr.X_add_number = limlo - lastpos; | |
8843 | } | |
bf12938e RS |
8844 | INSERT_OPERAND (INSMSB, *ip, |
8845 | lastpos + imm_expr.X_add_number - 1); | |
071742cf CD |
8846 | imm_expr.X_op = O_absent; |
8847 | s = expr_end; | |
8848 | continue; | |
8849 | ||
8850 | case 'C': /* ext size, becomes MSBD. */ | |
8851 | limlo = 1; | |
8852 | limhi = 32; | |
5f74bc13 CD |
8853 | goto do_msbd; |
8854 | case 'G': | |
8855 | limlo = 33; | |
8856 | limhi = 64; | |
8857 | goto do_msbd; | |
8858 | case 'H': | |
8859 | limlo = 33; | |
8860 | limhi = 64; | |
8861 | goto do_msbd; | |
8862 | do_msbd: | |
071742cf CD |
8863 | my_getExpression (&imm_expr, s); |
8864 | check_absolute_expr (ip, &imm_expr); | |
8865 | /* Check for negative input so that small negative numbers | |
8866 | will not succeed incorrectly. The checks against | |
8867 | (pos+size) transitively check "size" itself, | |
8868 | assuming that "pos" is reasonable. */ | |
8869 | if ((long) imm_expr.X_add_number < 0 | |
8870 | || ((unsigned long) imm_expr.X_add_number | |
8871 | + lastpos) < limlo | |
8872 | || ((unsigned long) imm_expr.X_add_number | |
8873 | + lastpos) > limhi) | |
8874 | { | |
8875 | as_bad (_("Improper extract size (%lu, position %lu)"), | |
8876 | (unsigned long) imm_expr.X_add_number, | |
8877 | (unsigned long) lastpos); | |
8878 | imm_expr.X_add_number = limlo - lastpos; | |
8879 | } | |
bf12938e | 8880 | INSERT_OPERAND (EXTMSBD, *ip, imm_expr.X_add_number - 1); |
071742cf CD |
8881 | imm_expr.X_op = O_absent; |
8882 | s = expr_end; | |
8883 | continue; | |
af7ee8bf | 8884 | |
bbcc0807 CD |
8885 | case 'D': |
8886 | /* +D is for disassembly only; never match. */ | |
8887 | break; | |
8888 | ||
5f74bc13 CD |
8889 | case 'I': |
8890 | /* "+I" is like "I", except that imm2_expr is used. */ | |
8891 | my_getExpression (&imm2_expr, s); | |
8892 | if (imm2_expr.X_op != O_big | |
8893 | && imm2_expr.X_op != O_constant) | |
8894 | insn_error = _("absolute expression required"); | |
9ee2a2d4 MR |
8895 | if (HAVE_32BIT_GPRS) |
8896 | normalize_constant_expr (&imm2_expr); | |
5f74bc13 CD |
8897 | s = expr_end; |
8898 | continue; | |
8899 | ||
707bfff6 | 8900 | case 'T': /* Coprocessor register. */ |
ef2e4d86 CF |
8901 | /* +T is for disassembly only; never match. */ |
8902 | break; | |
8903 | ||
707bfff6 | 8904 | case 't': /* Coprocessor register number. */ |
ef2e4d86 CF |
8905 | if (s[0] == '$' && ISDIGIT (s[1])) |
8906 | { | |
8907 | ++s; | |
8908 | regno = 0; | |
8909 | do | |
8910 | { | |
8911 | regno *= 10; | |
8912 | regno += *s - '0'; | |
8913 | ++s; | |
8914 | } | |
8915 | while (ISDIGIT (*s)); | |
8916 | if (regno > 31) | |
8917 | as_bad (_("Invalid register number (%d)"), regno); | |
8918 | else | |
8919 | { | |
a9e24354 | 8920 | INSERT_OPERAND (RT, *ip, regno); |
ef2e4d86 CF |
8921 | continue; |
8922 | } | |
8923 | } | |
8924 | else | |
8925 | as_bad (_("Invalid coprocessor 0 register number")); | |
8926 | break; | |
8927 | ||
af7ee8bf CD |
8928 | default: |
8929 | as_bad (_("internal: bad mips opcode (unknown extension operand type `+%c'): %s %s"), | |
8930 | *args, insn->name, insn->args); | |
8931 | /* Further processing is fruitless. */ | |
8932 | return; | |
8933 | } | |
8934 | break; | |
8935 | ||
252b5132 RH |
8936 | case '<': /* must be at least one digit */ |
8937 | /* | |
8938 | * According to the manual, if the shift amount is greater | |
b6ff326e KH |
8939 | * than 31 or less than 0, then the shift amount should be |
8940 | * mod 32. In reality the mips assembler issues an error. | |
252b5132 RH |
8941 | * We issue a warning and mask out all but the low 5 bits. |
8942 | */ | |
8943 | my_getExpression (&imm_expr, s); | |
8944 | check_absolute_expr (ip, &imm_expr); | |
8945 | if ((unsigned long) imm_expr.X_add_number > 31) | |
bf12938e RS |
8946 | as_warn (_("Improper shift amount (%lu)"), |
8947 | (unsigned long) imm_expr.X_add_number); | |
8948 | INSERT_OPERAND (SHAMT, *ip, imm_expr.X_add_number); | |
252b5132 RH |
8949 | imm_expr.X_op = O_absent; |
8950 | s = expr_end; | |
8951 | continue; | |
8952 | ||
8953 | case '>': /* shift amount minus 32 */ | |
8954 | my_getExpression (&imm_expr, s); | |
8955 | check_absolute_expr (ip, &imm_expr); | |
8956 | if ((unsigned long) imm_expr.X_add_number < 32 | |
8957 | || (unsigned long) imm_expr.X_add_number > 63) | |
8958 | break; | |
bf12938e | 8959 | INSERT_OPERAND (SHAMT, *ip, imm_expr.X_add_number - 32); |
252b5132 RH |
8960 | imm_expr.X_op = O_absent; |
8961 | s = expr_end; | |
8962 | continue; | |
8963 | ||
252b5132 RH |
8964 | case 'k': /* cache code */ |
8965 | case 'h': /* prefx code */ | |
8966 | my_getExpression (&imm_expr, s); | |
8967 | check_absolute_expr (ip, &imm_expr); | |
8968 | if ((unsigned long) imm_expr.X_add_number > 31) | |
bf12938e RS |
8969 | as_warn (_("Invalid value for `%s' (%lu)"), |
8970 | ip->insn_mo->name, | |
8971 | (unsigned long) imm_expr.X_add_number); | |
252b5132 | 8972 | if (*args == 'k') |
bf12938e | 8973 | INSERT_OPERAND (CACHE, *ip, imm_expr.X_add_number); |
252b5132 | 8974 | else |
bf12938e | 8975 | INSERT_OPERAND (PREFX, *ip, imm_expr.X_add_number); |
252b5132 RH |
8976 | imm_expr.X_op = O_absent; |
8977 | s = expr_end; | |
8978 | continue; | |
8979 | ||
8980 | case 'c': /* break code */ | |
8981 | my_getExpression (&imm_expr, s); | |
8982 | check_absolute_expr (ip, &imm_expr); | |
a9e24354 TS |
8983 | if ((unsigned long) imm_expr.X_add_number > OP_MASK_CODE) |
8984 | as_warn (_("Code for %s not in range 0..1023 (%lu)"), | |
8985 | ip->insn_mo->name, | |
bf12938e RS |
8986 | (unsigned long) imm_expr.X_add_number); |
8987 | INSERT_OPERAND (CODE, *ip, imm_expr.X_add_number); | |
252b5132 RH |
8988 | imm_expr.X_op = O_absent; |
8989 | s = expr_end; | |
8990 | continue; | |
8991 | ||
8992 | case 'q': /* lower break code */ | |
8993 | my_getExpression (&imm_expr, s); | |
8994 | check_absolute_expr (ip, &imm_expr); | |
a9e24354 TS |
8995 | if ((unsigned long) imm_expr.X_add_number > OP_MASK_CODE2) |
8996 | as_warn (_("Lower code for %s not in range 0..1023 (%lu)"), | |
8997 | ip->insn_mo->name, | |
bf12938e RS |
8998 | (unsigned long) imm_expr.X_add_number); |
8999 | INSERT_OPERAND (CODE2, *ip, imm_expr.X_add_number); | |
252b5132 RH |
9000 | imm_expr.X_op = O_absent; |
9001 | s = expr_end; | |
9002 | continue; | |
9003 | ||
4372b673 | 9004 | case 'B': /* 20-bit syscall/break code. */ |
156c2f8b | 9005 | my_getExpression (&imm_expr, s); |
156c2f8b | 9006 | check_absolute_expr (ip, &imm_expr); |
793b27f4 | 9007 | if ((unsigned long) imm_expr.X_add_number > OP_MASK_CODE20) |
a9e24354 TS |
9008 | as_warn (_("Code for %s not in range 0..1048575 (%lu)"), |
9009 | ip->insn_mo->name, | |
793b27f4 | 9010 | (unsigned long) imm_expr.X_add_number); |
bf12938e | 9011 | INSERT_OPERAND (CODE20, *ip, imm_expr.X_add_number); |
252b5132 RH |
9012 | imm_expr.X_op = O_absent; |
9013 | s = expr_end; | |
9014 | continue; | |
9015 | ||
98d3f06f | 9016 | case 'C': /* Coprocessor code */ |
beae10d5 | 9017 | my_getExpression (&imm_expr, s); |
252b5132 | 9018 | check_absolute_expr (ip, &imm_expr); |
a9e24354 | 9019 | if ((unsigned long) imm_expr.X_add_number > OP_MASK_COPZ) |
252b5132 | 9020 | { |
793b27f4 TS |
9021 | as_warn (_("Coproccesor code > 25 bits (%lu)"), |
9022 | (unsigned long) imm_expr.X_add_number); | |
a9e24354 | 9023 | imm_expr.X_add_number &= OP_MASK_COPZ; |
252b5132 | 9024 | } |
a9e24354 | 9025 | INSERT_OPERAND (COPZ, *ip, imm_expr.X_add_number); |
beae10d5 KH |
9026 | imm_expr.X_op = O_absent; |
9027 | s = expr_end; | |
9028 | continue; | |
252b5132 | 9029 | |
4372b673 NC |
9030 | case 'J': /* 19-bit wait code. */ |
9031 | my_getExpression (&imm_expr, s); | |
9032 | check_absolute_expr (ip, &imm_expr); | |
793b27f4 | 9033 | if ((unsigned long) imm_expr.X_add_number > OP_MASK_CODE19) |
a9e24354 TS |
9034 | { |
9035 | as_warn (_("Illegal 19-bit code (%lu)"), | |
9036 | (unsigned long) imm_expr.X_add_number); | |
9037 | imm_expr.X_add_number &= OP_MASK_CODE19; | |
9038 | } | |
bf12938e | 9039 | INSERT_OPERAND (CODE19, *ip, imm_expr.X_add_number); |
4372b673 NC |
9040 | imm_expr.X_op = O_absent; |
9041 | s = expr_end; | |
9042 | continue; | |
9043 | ||
707bfff6 | 9044 | case 'P': /* Performance register. */ |
beae10d5 | 9045 | my_getExpression (&imm_expr, s); |
252b5132 | 9046 | check_absolute_expr (ip, &imm_expr); |
beae10d5 | 9047 | if (imm_expr.X_add_number != 0 && imm_expr.X_add_number != 1) |
bf12938e RS |
9048 | as_warn (_("Invalid performance register (%lu)"), |
9049 | (unsigned long) imm_expr.X_add_number); | |
9050 | INSERT_OPERAND (PERFREG, *ip, imm_expr.X_add_number); | |
beae10d5 KH |
9051 | imm_expr.X_op = O_absent; |
9052 | s = expr_end; | |
9053 | continue; | |
252b5132 | 9054 | |
707bfff6 TS |
9055 | case 'G': /* Coprocessor destination register. */ |
9056 | if (((ip->insn_opcode >> OP_SH_OP) & OP_MASK_OP) == OP_OP_COP0) | |
9057 | ok = reg_lookup (&s, RTYPE_NUM | RTYPE_CP0, ®no); | |
9058 | else | |
9059 | ok = reg_lookup (&s, RTYPE_NUM | RTYPE_GP, ®no); | |
a9e24354 | 9060 | INSERT_OPERAND (RD, *ip, regno); |
707bfff6 TS |
9061 | if (ok) |
9062 | { | |
9063 | lastregno = regno; | |
9064 | continue; | |
9065 | } | |
9066 | else | |
9067 | break; | |
9068 | ||
252b5132 RH |
9069 | case 'b': /* base register */ |
9070 | case 'd': /* destination register */ | |
9071 | case 's': /* source register */ | |
9072 | case 't': /* target register */ | |
9073 | case 'r': /* both target and source */ | |
9074 | case 'v': /* both dest and source */ | |
9075 | case 'w': /* both dest and target */ | |
9076 | case 'E': /* coprocessor target register */ | |
af7ee8bf | 9077 | case 'K': /* 'rdhwr' destination register */ |
252b5132 RH |
9078 | case 'x': /* ignore register name */ |
9079 | case 'z': /* must be zero register */ | |
4372b673 | 9080 | case 'U': /* destination register (clo/clz). */ |
ef2e4d86 | 9081 | case 'g': /* coprocessor destination register */ |
707bfff6 TS |
9082 | s_reset = s; |
9083 | if (*args == 'E' || *args == 'K') | |
9084 | ok = reg_lookup (&s, RTYPE_NUM, ®no); | |
9085 | else | |
9086 | { | |
9087 | ok = reg_lookup (&s, RTYPE_NUM | RTYPE_GP, ®no); | |
9088 | if (regno == AT && ! mips_opts.noat) | |
9089 | as_warn ("Used $at without \".set noat\""); | |
9090 | } | |
9091 | if (ok) | |
252b5132 | 9092 | { |
252b5132 RH |
9093 | c = *args; |
9094 | if (*s == ' ') | |
f9419b05 | 9095 | ++s; |
252b5132 RH |
9096 | if (args[1] != *s) |
9097 | { | |
9098 | if (c == 'r' || c == 'v' || c == 'w') | |
9099 | { | |
9100 | regno = lastregno; | |
9101 | s = s_reset; | |
f9419b05 | 9102 | ++args; |
252b5132 RH |
9103 | } |
9104 | } | |
9105 | /* 'z' only matches $0. */ | |
9106 | if (c == 'z' && regno != 0) | |
9107 | break; | |
9108 | ||
bdaaa2e1 KH |
9109 | /* Now that we have assembled one operand, we use the args string |
9110 | * to figure out where it goes in the instruction. */ | |
252b5132 RH |
9111 | switch (c) |
9112 | { | |
9113 | case 'r': | |
9114 | case 's': | |
9115 | case 'v': | |
9116 | case 'b': | |
bf12938e | 9117 | INSERT_OPERAND (RS, *ip, regno); |
252b5132 RH |
9118 | break; |
9119 | case 'd': | |
9120 | case 'G': | |
af7ee8bf | 9121 | case 'K': |
ef2e4d86 | 9122 | case 'g': |
bf12938e | 9123 | INSERT_OPERAND (RD, *ip, regno); |
252b5132 | 9124 | break; |
4372b673 | 9125 | case 'U': |
bf12938e RS |
9126 | INSERT_OPERAND (RD, *ip, regno); |
9127 | INSERT_OPERAND (RT, *ip, regno); | |
4372b673 | 9128 | break; |
252b5132 RH |
9129 | case 'w': |
9130 | case 't': | |
9131 | case 'E': | |
bf12938e | 9132 | INSERT_OPERAND (RT, *ip, regno); |
252b5132 RH |
9133 | break; |
9134 | case 'x': | |
9135 | /* This case exists because on the r3000 trunc | |
9136 | expands into a macro which requires a gp | |
9137 | register. On the r6000 or r4000 it is | |
9138 | assembled into a single instruction which | |
9139 | ignores the register. Thus the insn version | |
9140 | is MIPS_ISA2 and uses 'x', and the macro | |
9141 | version is MIPS_ISA1 and uses 't'. */ | |
9142 | break; | |
9143 | case 'z': | |
9144 | /* This case is for the div instruction, which | |
9145 | acts differently if the destination argument | |
9146 | is $0. This only matches $0, and is checked | |
9147 | outside the switch. */ | |
9148 | break; | |
9149 | case 'D': | |
9150 | /* Itbl operand; not yet implemented. FIXME ?? */ | |
9151 | break; | |
9152 | /* What about all other operands like 'i', which | |
9153 | can be specified in the opcode table? */ | |
9154 | } | |
9155 | lastregno = regno; | |
9156 | continue; | |
9157 | } | |
252b5132 RH |
9158 | switch (*args++) |
9159 | { | |
9160 | case 'r': | |
9161 | case 'v': | |
bf12938e | 9162 | INSERT_OPERAND (RS, *ip, lastregno); |
252b5132 RH |
9163 | continue; |
9164 | case 'w': | |
bf12938e | 9165 | INSERT_OPERAND (RT, *ip, lastregno); |
252b5132 RH |
9166 | continue; |
9167 | } | |
9168 | break; | |
9169 | ||
deec1734 CD |
9170 | case 'O': /* MDMX alignment immediate constant. */ |
9171 | my_getExpression (&imm_expr, s); | |
9172 | check_absolute_expr (ip, &imm_expr); | |
9173 | if ((unsigned long) imm_expr.X_add_number > OP_MASK_ALN) | |
bf12938e RS |
9174 | as_warn ("Improper align amount (%ld), using low bits", |
9175 | (long) imm_expr.X_add_number); | |
9176 | INSERT_OPERAND (ALN, *ip, imm_expr.X_add_number); | |
deec1734 CD |
9177 | imm_expr.X_op = O_absent; |
9178 | s = expr_end; | |
9179 | continue; | |
9180 | ||
9181 | case 'Q': /* MDMX vector, element sel, or const. */ | |
9182 | if (s[0] != '$') | |
9183 | { | |
9184 | /* MDMX Immediate. */ | |
9185 | my_getExpression (&imm_expr, s); | |
9186 | check_absolute_expr (ip, &imm_expr); | |
9187 | if ((unsigned long) imm_expr.X_add_number > OP_MASK_FT) | |
bf12938e RS |
9188 | as_warn (_("Invalid MDMX Immediate (%ld)"), |
9189 | (long) imm_expr.X_add_number); | |
9190 | INSERT_OPERAND (FT, *ip, imm_expr.X_add_number); | |
deec1734 CD |
9191 | if (ip->insn_opcode & (OP_MASK_VSEL << OP_SH_VSEL)) |
9192 | ip->insn_opcode |= MDMX_FMTSEL_IMM_QH << OP_SH_VSEL; | |
9193 | else | |
9194 | ip->insn_opcode |= MDMX_FMTSEL_IMM_OB << OP_SH_VSEL; | |
deec1734 CD |
9195 | imm_expr.X_op = O_absent; |
9196 | s = expr_end; | |
9197 | continue; | |
9198 | } | |
9199 | /* Not MDMX Immediate. Fall through. */ | |
9200 | case 'X': /* MDMX destination register. */ | |
9201 | case 'Y': /* MDMX source register. */ | |
9202 | case 'Z': /* MDMX target register. */ | |
9203 | is_mdmx = 1; | |
252b5132 RH |
9204 | case 'D': /* floating point destination register */ |
9205 | case 'S': /* floating point source register */ | |
9206 | case 'T': /* floating point target register */ | |
9207 | case 'R': /* floating point source register */ | |
9208 | case 'V': | |
9209 | case 'W': | |
707bfff6 TS |
9210 | rtype = RTYPE_FPU; |
9211 | if (is_mdmx | |
9212 | || (mips_opts.ase_mdmx | |
9213 | && (ip->insn_mo->pinfo & FP_D) | |
9214 | && (ip->insn_mo->pinfo & (INSN_COPROC_MOVE_DELAY | |
9215 | | INSN_COPROC_MEMORY_DELAY | |
9216 | | INSN_LOAD_COPROC_DELAY | |
9217 | | INSN_LOAD_MEMORY_DELAY | |
9218 | | INSN_STORE_MEMORY)))) | |
9219 | rtype |= RTYPE_VEC; | |
252b5132 | 9220 | s_reset = s; |
707bfff6 | 9221 | if (reg_lookup (&s, rtype, ®no)) |
252b5132 | 9222 | { |
252b5132 | 9223 | if ((regno & 1) != 0 |
ca4e0257 | 9224 | && HAVE_32BIT_FPRS |
7455baf8 | 9225 | && ! mips_oddfpreg_ok (ip->insn_mo, argnum)) |
252b5132 RH |
9226 | as_warn (_("Float register should be even, was %d"), |
9227 | regno); | |
9228 | ||
9229 | c = *args; | |
9230 | if (*s == ' ') | |
f9419b05 | 9231 | ++s; |
252b5132 RH |
9232 | if (args[1] != *s) |
9233 | { | |
9234 | if (c == 'V' || c == 'W') | |
9235 | { | |
9236 | regno = lastregno; | |
9237 | s = s_reset; | |
f9419b05 | 9238 | ++args; |
252b5132 RH |
9239 | } |
9240 | } | |
9241 | switch (c) | |
9242 | { | |
9243 | case 'D': | |
deec1734 | 9244 | case 'X': |
bf12938e | 9245 | INSERT_OPERAND (FD, *ip, regno); |
252b5132 RH |
9246 | break; |
9247 | case 'V': | |
9248 | case 'S': | |
deec1734 | 9249 | case 'Y': |
bf12938e | 9250 | INSERT_OPERAND (FS, *ip, regno); |
252b5132 | 9251 | break; |
deec1734 CD |
9252 | case 'Q': |
9253 | /* This is like 'Z', but also needs to fix the MDMX | |
9254 | vector/scalar select bits. Note that the | |
9255 | scalar immediate case is handled above. */ | |
9256 | if (*s == '[') | |
9257 | { | |
9258 | int is_qh = (ip->insn_opcode & (1 << OP_SH_VSEL)); | |
9259 | int max_el = (is_qh ? 3 : 7); | |
9260 | s++; | |
9261 | my_getExpression(&imm_expr, s); | |
9262 | check_absolute_expr (ip, &imm_expr); | |
9263 | s = expr_end; | |
9264 | if (imm_expr.X_add_number > max_el) | |
9265 | as_bad(_("Bad element selector %ld"), | |
9266 | (long) imm_expr.X_add_number); | |
9267 | imm_expr.X_add_number &= max_el; | |
9268 | ip->insn_opcode |= (imm_expr.X_add_number | |
9269 | << (OP_SH_VSEL + | |
9270 | (is_qh ? 2 : 1))); | |
01a3f561 | 9271 | imm_expr.X_op = O_absent; |
deec1734 CD |
9272 | if (*s != ']') |
9273 | as_warn(_("Expecting ']' found '%s'"), s); | |
9274 | else | |
9275 | s++; | |
9276 | } | |
9277 | else | |
9278 | { | |
9279 | if (ip->insn_opcode & (OP_MASK_VSEL << OP_SH_VSEL)) | |
9280 | ip->insn_opcode |= (MDMX_FMTSEL_VEC_QH | |
9281 | << OP_SH_VSEL); | |
9282 | else | |
9283 | ip->insn_opcode |= (MDMX_FMTSEL_VEC_OB << | |
9284 | OP_SH_VSEL); | |
9285 | } | |
9286 | /* Fall through */ | |
252b5132 RH |
9287 | case 'W': |
9288 | case 'T': | |
deec1734 | 9289 | case 'Z': |
bf12938e | 9290 | INSERT_OPERAND (FT, *ip, regno); |
252b5132 RH |
9291 | break; |
9292 | case 'R': | |
bf12938e | 9293 | INSERT_OPERAND (FR, *ip, regno); |
252b5132 RH |
9294 | break; |
9295 | } | |
9296 | lastregno = regno; | |
9297 | continue; | |
9298 | } | |
9299 | ||
252b5132 RH |
9300 | switch (*args++) |
9301 | { | |
9302 | case 'V': | |
bf12938e | 9303 | INSERT_OPERAND (FS, *ip, lastregno); |
252b5132 RH |
9304 | continue; |
9305 | case 'W': | |
bf12938e | 9306 | INSERT_OPERAND (FT, *ip, lastregno); |
252b5132 RH |
9307 | continue; |
9308 | } | |
9309 | break; | |
9310 | ||
9311 | case 'I': | |
9312 | my_getExpression (&imm_expr, s); | |
9313 | if (imm_expr.X_op != O_big | |
9314 | && imm_expr.X_op != O_constant) | |
9315 | insn_error = _("absolute expression required"); | |
9ee2a2d4 MR |
9316 | if (HAVE_32BIT_GPRS) |
9317 | normalize_constant_expr (&imm_expr); | |
252b5132 RH |
9318 | s = expr_end; |
9319 | continue; | |
9320 | ||
9321 | case 'A': | |
9322 | my_getExpression (&offset_expr, s); | |
2051e8c4 | 9323 | normalize_address_expr (&offset_expr); |
f6688943 | 9324 | *imm_reloc = BFD_RELOC_32; |
252b5132 RH |
9325 | s = expr_end; |
9326 | continue; | |
9327 | ||
9328 | case 'F': | |
9329 | case 'L': | |
9330 | case 'f': | |
9331 | case 'l': | |
9332 | { | |
9333 | int f64; | |
ca4e0257 | 9334 | int using_gprs; |
252b5132 RH |
9335 | char *save_in; |
9336 | char *err; | |
9337 | unsigned char temp[8]; | |
9338 | int len; | |
9339 | unsigned int length; | |
9340 | segT seg; | |
9341 | subsegT subseg; | |
9342 | char *p; | |
9343 | ||
9344 | /* These only appear as the last operand in an | |
9345 | instruction, and every instruction that accepts | |
9346 | them in any variant accepts them in all variants. | |
9347 | This means we don't have to worry about backing out | |
9348 | any changes if the instruction does not match. | |
9349 | ||
9350 | The difference between them is the size of the | |
9351 | floating point constant and where it goes. For 'F' | |
9352 | and 'L' the constant is 64 bits; for 'f' and 'l' it | |
9353 | is 32 bits. Where the constant is placed is based | |
9354 | on how the MIPS assembler does things: | |
9355 | F -- .rdata | |
9356 | L -- .lit8 | |
9357 | f -- immediate value | |
9358 | l -- .lit4 | |
9359 | ||
9360 | The .lit4 and .lit8 sections are only used if | |
9361 | permitted by the -G argument. | |
9362 | ||
ca4e0257 RS |
9363 | The code below needs to know whether the target register |
9364 | is 32 or 64 bits wide. It relies on the fact 'f' and | |
9365 | 'F' are used with GPR-based instructions and 'l' and | |
9366 | 'L' are used with FPR-based instructions. */ | |
252b5132 RH |
9367 | |
9368 | f64 = *args == 'F' || *args == 'L'; | |
ca4e0257 | 9369 | using_gprs = *args == 'F' || *args == 'f'; |
252b5132 RH |
9370 | |
9371 | save_in = input_line_pointer; | |
9372 | input_line_pointer = s; | |
9373 | err = md_atof (f64 ? 'd' : 'f', (char *) temp, &len); | |
9374 | length = len; | |
9375 | s = input_line_pointer; | |
9376 | input_line_pointer = save_in; | |
9377 | if (err != NULL && *err != '\0') | |
9378 | { | |
9379 | as_bad (_("Bad floating point constant: %s"), err); | |
9380 | memset (temp, '\0', sizeof temp); | |
9381 | length = f64 ? 8 : 4; | |
9382 | } | |
9383 | ||
156c2f8b | 9384 | assert (length == (unsigned) (f64 ? 8 : 4)); |
252b5132 RH |
9385 | |
9386 | if (*args == 'f' | |
9387 | || (*args == 'l' | |
3e722fb5 | 9388 | && (g_switch_value < 4 |
252b5132 RH |
9389 | || (temp[0] == 0 && temp[1] == 0) |
9390 | || (temp[2] == 0 && temp[3] == 0)))) | |
9391 | { | |
9392 | imm_expr.X_op = O_constant; | |
9393 | if (! target_big_endian) | |
9394 | imm_expr.X_add_number = bfd_getl32 (temp); | |
9395 | else | |
9396 | imm_expr.X_add_number = bfd_getb32 (temp); | |
9397 | } | |
9398 | else if (length > 4 | |
119d663a | 9399 | && ! mips_disable_float_construction |
ca4e0257 RS |
9400 | /* Constants can only be constructed in GPRs and |
9401 | copied to FPRs if the GPRs are at least as wide | |
9402 | as the FPRs. Force the constant into memory if | |
9403 | we are using 64-bit FPRs but the GPRs are only | |
9404 | 32 bits wide. */ | |
9405 | && (using_gprs | |
9406 | || ! (HAVE_64BIT_FPRS && HAVE_32BIT_GPRS)) | |
252b5132 RH |
9407 | && ((temp[0] == 0 && temp[1] == 0) |
9408 | || (temp[2] == 0 && temp[3] == 0)) | |
9409 | && ((temp[4] == 0 && temp[5] == 0) | |
9410 | || (temp[6] == 0 && temp[7] == 0))) | |
9411 | { | |
ca4e0257 RS |
9412 | /* The value is simple enough to load with a couple of |
9413 | instructions. If using 32-bit registers, set | |
9414 | imm_expr to the high order 32 bits and offset_expr to | |
9415 | the low order 32 bits. Otherwise, set imm_expr to | |
9416 | the entire 64 bit constant. */ | |
9417 | if (using_gprs ? HAVE_32BIT_GPRS : HAVE_32BIT_FPRS) | |
252b5132 RH |
9418 | { |
9419 | imm_expr.X_op = O_constant; | |
9420 | offset_expr.X_op = O_constant; | |
9421 | if (! target_big_endian) | |
9422 | { | |
9423 | imm_expr.X_add_number = bfd_getl32 (temp + 4); | |
9424 | offset_expr.X_add_number = bfd_getl32 (temp); | |
9425 | } | |
9426 | else | |
9427 | { | |
9428 | imm_expr.X_add_number = bfd_getb32 (temp); | |
9429 | offset_expr.X_add_number = bfd_getb32 (temp + 4); | |
9430 | } | |
9431 | if (offset_expr.X_add_number == 0) | |
9432 | offset_expr.X_op = O_absent; | |
9433 | } | |
9434 | else if (sizeof (imm_expr.X_add_number) > 4) | |
9435 | { | |
9436 | imm_expr.X_op = O_constant; | |
9437 | if (! target_big_endian) | |
9438 | imm_expr.X_add_number = bfd_getl64 (temp); | |
9439 | else | |
9440 | imm_expr.X_add_number = bfd_getb64 (temp); | |
9441 | } | |
9442 | else | |
9443 | { | |
9444 | imm_expr.X_op = O_big; | |
9445 | imm_expr.X_add_number = 4; | |
9446 | if (! target_big_endian) | |
9447 | { | |
9448 | generic_bignum[0] = bfd_getl16 (temp); | |
9449 | generic_bignum[1] = bfd_getl16 (temp + 2); | |
9450 | generic_bignum[2] = bfd_getl16 (temp + 4); | |
9451 | generic_bignum[3] = bfd_getl16 (temp + 6); | |
9452 | } | |
9453 | else | |
9454 | { | |
9455 | generic_bignum[0] = bfd_getb16 (temp + 6); | |
9456 | generic_bignum[1] = bfd_getb16 (temp + 4); | |
9457 | generic_bignum[2] = bfd_getb16 (temp + 2); | |
9458 | generic_bignum[3] = bfd_getb16 (temp); | |
9459 | } | |
9460 | } | |
9461 | } | |
9462 | else | |
9463 | { | |
9464 | const char *newname; | |
9465 | segT new_seg; | |
9466 | ||
9467 | /* Switch to the right section. */ | |
9468 | seg = now_seg; | |
9469 | subseg = now_subseg; | |
9470 | switch (*args) | |
9471 | { | |
9472 | default: /* unused default case avoids warnings. */ | |
9473 | case 'L': | |
9474 | newname = RDATA_SECTION_NAME; | |
3e722fb5 | 9475 | if (g_switch_value >= 8) |
252b5132 RH |
9476 | newname = ".lit8"; |
9477 | break; | |
9478 | case 'F': | |
3e722fb5 | 9479 | newname = RDATA_SECTION_NAME; |
252b5132 RH |
9480 | break; |
9481 | case 'l': | |
4d0d148d | 9482 | assert (g_switch_value >= 4); |
252b5132 RH |
9483 | newname = ".lit4"; |
9484 | break; | |
9485 | } | |
9486 | new_seg = subseg_new (newname, (subsegT) 0); | |
f43abd2b | 9487 | if (IS_ELF) |
252b5132 RH |
9488 | bfd_set_section_flags (stdoutput, new_seg, |
9489 | (SEC_ALLOC | |
9490 | | SEC_LOAD | |
9491 | | SEC_READONLY | |
9492 | | SEC_DATA)); | |
9493 | frag_align (*args == 'l' ? 2 : 3, 0, 0); | |
f43abd2b | 9494 | if (IS_ELF && strcmp (TARGET_OS, "elf") != 0) |
252b5132 RH |
9495 | record_alignment (new_seg, 4); |
9496 | else | |
9497 | record_alignment (new_seg, *args == 'l' ? 2 : 3); | |
9498 | if (seg == now_seg) | |
9499 | as_bad (_("Can't use floating point insn in this section")); | |
9500 | ||
9501 | /* Set the argument to the current address in the | |
9502 | section. */ | |
9503 | offset_expr.X_op = O_symbol; | |
9504 | offset_expr.X_add_symbol = | |
9505 | symbol_new ("L0\001", now_seg, | |
9506 | (valueT) frag_now_fix (), frag_now); | |
9507 | offset_expr.X_add_number = 0; | |
9508 | ||
9509 | /* Put the floating point number into the section. */ | |
9510 | p = frag_more ((int) length); | |
9511 | memcpy (p, temp, length); | |
9512 | ||
9513 | /* Switch back to the original section. */ | |
9514 | subseg_set (seg, subseg); | |
9515 | } | |
9516 | } | |
9517 | continue; | |
9518 | ||
9519 | case 'i': /* 16 bit unsigned immediate */ | |
9520 | case 'j': /* 16 bit signed immediate */ | |
f6688943 | 9521 | *imm_reloc = BFD_RELOC_LO16; |
5e0116d5 | 9522 | if (my_getSmallExpression (&imm_expr, imm_reloc, s) == 0) |
252b5132 RH |
9523 | { |
9524 | int more; | |
5e0116d5 RS |
9525 | offsetT minval, maxval; |
9526 | ||
9527 | more = (insn + 1 < &mips_opcodes[NUMOPCODES] | |
9528 | && strcmp (insn->name, insn[1].name) == 0); | |
9529 | ||
9530 | /* If the expression was written as an unsigned number, | |
9531 | only treat it as signed if there are no more | |
9532 | alternatives. */ | |
9533 | if (more | |
9534 | && *args == 'j' | |
9535 | && sizeof (imm_expr.X_add_number) <= 4 | |
9536 | && imm_expr.X_op == O_constant | |
9537 | && imm_expr.X_add_number < 0 | |
9538 | && imm_expr.X_unsigned | |
9539 | && HAVE_64BIT_GPRS) | |
9540 | break; | |
9541 | ||
9542 | /* For compatibility with older assemblers, we accept | |
9543 | 0x8000-0xffff as signed 16-bit numbers when only | |
9544 | signed numbers are allowed. */ | |
9545 | if (*args == 'i') | |
9546 | minval = 0, maxval = 0xffff; | |
9547 | else if (more) | |
9548 | minval = -0x8000, maxval = 0x7fff; | |
252b5132 | 9549 | else |
5e0116d5 RS |
9550 | minval = -0x8000, maxval = 0xffff; |
9551 | ||
9552 | if (imm_expr.X_op != O_constant | |
9553 | || imm_expr.X_add_number < minval | |
9554 | || imm_expr.X_add_number > maxval) | |
252b5132 RH |
9555 | { |
9556 | if (more) | |
9557 | break; | |
2ae7e77b AH |
9558 | if (imm_expr.X_op == O_constant |
9559 | || imm_expr.X_op == O_big) | |
5e0116d5 | 9560 | as_bad (_("expression out of range")); |
252b5132 RH |
9561 | } |
9562 | } | |
9563 | s = expr_end; | |
9564 | continue; | |
9565 | ||
9566 | case 'o': /* 16 bit offset */ | |
5e0116d5 RS |
9567 | /* Check whether there is only a single bracketed expression |
9568 | left. If so, it must be the base register and the | |
9569 | constant must be zero. */ | |
9570 | if (*s == '(' && strchr (s + 1, '(') == 0) | |
9571 | { | |
9572 | offset_expr.X_op = O_constant; | |
9573 | offset_expr.X_add_number = 0; | |
9574 | continue; | |
9575 | } | |
252b5132 RH |
9576 | |
9577 | /* If this value won't fit into a 16 bit offset, then go | |
9578 | find a macro that will generate the 32 bit offset | |
afdbd6d0 | 9579 | code pattern. */ |
5e0116d5 | 9580 | if (my_getSmallExpression (&offset_expr, offset_reloc, s) == 0 |
252b5132 RH |
9581 | && (offset_expr.X_op != O_constant |
9582 | || offset_expr.X_add_number >= 0x8000 | |
afdbd6d0 | 9583 | || offset_expr.X_add_number < -0x8000)) |
252b5132 RH |
9584 | break; |
9585 | ||
252b5132 RH |
9586 | s = expr_end; |
9587 | continue; | |
9588 | ||
9589 | case 'p': /* pc relative offset */ | |
0b25d3e6 | 9590 | *offset_reloc = BFD_RELOC_16_PCREL_S2; |
252b5132 RH |
9591 | my_getExpression (&offset_expr, s); |
9592 | s = expr_end; | |
9593 | continue; | |
9594 | ||
9595 | case 'u': /* upper 16 bits */ | |
5e0116d5 RS |
9596 | if (my_getSmallExpression (&imm_expr, imm_reloc, s) == 0 |
9597 | && imm_expr.X_op == O_constant | |
9598 | && (imm_expr.X_add_number < 0 | |
9599 | || imm_expr.X_add_number >= 0x10000)) | |
252b5132 RH |
9600 | as_bad (_("lui expression not in range 0..65535")); |
9601 | s = expr_end; | |
9602 | continue; | |
9603 | ||
9604 | case 'a': /* 26 bit address */ | |
9605 | my_getExpression (&offset_expr, s); | |
9606 | s = expr_end; | |
f6688943 | 9607 | *offset_reloc = BFD_RELOC_MIPS_JMP; |
252b5132 RH |
9608 | continue; |
9609 | ||
9610 | case 'N': /* 3 bit branch condition code */ | |
9611 | case 'M': /* 3 bit compare condition code */ | |
707bfff6 TS |
9612 | rtype = RTYPE_CCC; |
9613 | if (ip->insn_mo->pinfo & (FP_D| FP_S)) | |
9614 | rtype |= RTYPE_FCC; | |
9615 | if (!reg_lookup (&s, rtype, ®no)) | |
252b5132 | 9616 | break; |
30c378fd CD |
9617 | if ((strcmp(str + strlen(str) - 3, ".ps") == 0 |
9618 | || strcmp(str + strlen(str) - 5, "any2f") == 0 | |
9619 | || strcmp(str + strlen(str) - 5, "any2t") == 0) | |
9620 | && (regno & 1) != 0) | |
9621 | as_warn(_("Condition code register should be even for %s, was %d"), | |
9622 | str, regno); | |
9623 | if ((strcmp(str + strlen(str) - 5, "any4f") == 0 | |
9624 | || strcmp(str + strlen(str) - 5, "any4t") == 0) | |
9625 | && (regno & 3) != 0) | |
9626 | as_warn(_("Condition code register should be 0 or 4 for %s, was %d"), | |
9627 | str, regno); | |
252b5132 | 9628 | if (*args == 'N') |
bf12938e | 9629 | INSERT_OPERAND (BCC, *ip, regno); |
252b5132 | 9630 | else |
bf12938e | 9631 | INSERT_OPERAND (CCC, *ip, regno); |
beae10d5 | 9632 | continue; |
252b5132 | 9633 | |
156c2f8b NC |
9634 | case 'H': |
9635 | if (s[0] == '0' && (s[1] == 'x' || s[1] == 'X')) | |
9636 | s += 2; | |
3882b010 | 9637 | if (ISDIGIT (*s)) |
156c2f8b NC |
9638 | { |
9639 | c = 0; | |
9640 | do | |
9641 | { | |
9642 | c *= 10; | |
9643 | c += *s - '0'; | |
9644 | ++s; | |
9645 | } | |
3882b010 | 9646 | while (ISDIGIT (*s)); |
156c2f8b NC |
9647 | } |
9648 | else | |
9649 | c = 8; /* Invalid sel value. */ | |
9650 | ||
9651 | if (c > 7) | |
9652 | as_bad (_("invalid coprocessor sub-selection value (0-7)")); | |
9653 | ip->insn_opcode |= c; | |
9654 | continue; | |
9655 | ||
60b63b72 RS |
9656 | case 'e': |
9657 | /* Must be at least one digit. */ | |
9658 | my_getExpression (&imm_expr, s); | |
9659 | check_absolute_expr (ip, &imm_expr); | |
9660 | ||
9661 | if ((unsigned long) imm_expr.X_add_number | |
9662 | > (unsigned long) OP_MASK_VECBYTE) | |
9663 | { | |
9664 | as_bad (_("bad byte vector index (%ld)"), | |
9665 | (long) imm_expr.X_add_number); | |
9666 | imm_expr.X_add_number = 0; | |
9667 | } | |
9668 | ||
bf12938e | 9669 | INSERT_OPERAND (VECBYTE, *ip, imm_expr.X_add_number); |
60b63b72 RS |
9670 | imm_expr.X_op = O_absent; |
9671 | s = expr_end; | |
9672 | continue; | |
9673 | ||
9674 | case '%': | |
9675 | my_getExpression (&imm_expr, s); | |
9676 | check_absolute_expr (ip, &imm_expr); | |
9677 | ||
9678 | if ((unsigned long) imm_expr.X_add_number | |
9679 | > (unsigned long) OP_MASK_VECALIGN) | |
9680 | { | |
9681 | as_bad (_("bad byte vector index (%ld)"), | |
9682 | (long) imm_expr.X_add_number); | |
9683 | imm_expr.X_add_number = 0; | |
9684 | } | |
9685 | ||
bf12938e | 9686 | INSERT_OPERAND (VECALIGN, *ip, imm_expr.X_add_number); |
60b63b72 RS |
9687 | imm_expr.X_op = O_absent; |
9688 | s = expr_end; | |
9689 | continue; | |
9690 | ||
252b5132 RH |
9691 | default: |
9692 | as_bad (_("bad char = '%c'\n"), *args); | |
9693 | internalError (); | |
9694 | } | |
9695 | break; | |
9696 | } | |
9697 | /* Args don't match. */ | |
9698 | if (insn + 1 < &mips_opcodes[NUMOPCODES] && | |
9699 | !strcmp (insn->name, insn[1].name)) | |
9700 | { | |
9701 | ++insn; | |
9702 | s = argsStart; | |
268f6bed | 9703 | insn_error = _("illegal operands"); |
252b5132 RH |
9704 | continue; |
9705 | } | |
268f6bed L |
9706 | if (save_c) |
9707 | *(--s) = save_c; | |
252b5132 RH |
9708 | insn_error = _("illegal operands"); |
9709 | return; | |
9710 | } | |
9711 | } | |
9712 | ||
0499d65b TS |
9713 | #define SKIP_SPACE_TABS(S) { while (*(S) == ' ' || *(S) == '\t') ++(S); } |
9714 | ||
252b5132 RH |
9715 | /* This routine assembles an instruction into its binary format when |
9716 | assembling for the mips16. As a side effect, it sets one of the | |
9717 | global variables imm_reloc or offset_reloc to the type of | |
9718 | relocation to do if one of the operands is an address expression. | |
9719 | It also sets mips16_small and mips16_ext if the user explicitly | |
9720 | requested a small or extended instruction. */ | |
9721 | ||
9722 | static void | |
17a2f251 | 9723 | mips16_ip (char *str, struct mips_cl_insn *ip) |
252b5132 RH |
9724 | { |
9725 | char *s; | |
9726 | const char *args; | |
9727 | struct mips_opcode *insn; | |
9728 | char *argsstart; | |
9729 | unsigned int regno; | |
9730 | unsigned int lastregno = 0; | |
9731 | char *s_reset; | |
d6f16593 | 9732 | size_t i; |
252b5132 RH |
9733 | |
9734 | insn_error = NULL; | |
9735 | ||
b34976b6 AM |
9736 | mips16_small = FALSE; |
9737 | mips16_ext = FALSE; | |
252b5132 | 9738 | |
3882b010 | 9739 | for (s = str; ISLOWER (*s); ++s) |
252b5132 RH |
9740 | ; |
9741 | switch (*s) | |
9742 | { | |
9743 | case '\0': | |
9744 | break; | |
9745 | ||
9746 | case ' ': | |
9747 | *s++ = '\0'; | |
9748 | break; | |
9749 | ||
9750 | case '.': | |
9751 | if (s[1] == 't' && s[2] == ' ') | |
9752 | { | |
9753 | *s = '\0'; | |
b34976b6 | 9754 | mips16_small = TRUE; |
252b5132 RH |
9755 | s += 3; |
9756 | break; | |
9757 | } | |
9758 | else if (s[1] == 'e' && s[2] == ' ') | |
9759 | { | |
9760 | *s = '\0'; | |
b34976b6 | 9761 | mips16_ext = TRUE; |
252b5132 RH |
9762 | s += 3; |
9763 | break; | |
9764 | } | |
9765 | /* Fall through. */ | |
9766 | default: | |
9767 | insn_error = _("unknown opcode"); | |
9768 | return; | |
9769 | } | |
9770 | ||
9771 | if (mips_opts.noautoextend && ! mips16_ext) | |
b34976b6 | 9772 | mips16_small = TRUE; |
252b5132 RH |
9773 | |
9774 | if ((insn = (struct mips_opcode *) hash_find (mips16_op_hash, str)) == NULL) | |
9775 | { | |
9776 | insn_error = _("unrecognized opcode"); | |
9777 | return; | |
9778 | } | |
9779 | ||
9780 | argsstart = s; | |
9781 | for (;;) | |
9782 | { | |
9b3f89ee TS |
9783 | bfd_boolean ok; |
9784 | ||
252b5132 RH |
9785 | assert (strcmp (insn->name, str) == 0); |
9786 | ||
9b3f89ee TS |
9787 | if (OPCODE_IS_MEMBER (insn, mips_opts.isa, mips_opts.arch)) |
9788 | ok = TRUE; | |
9789 | else | |
9790 | ok = FALSE; | |
9791 | ||
9792 | if (! ok) | |
9793 | { | |
9794 | if (insn + 1 < &mips16_opcodes[bfd_mips16_num_opcodes] | |
9795 | && strcmp (insn->name, insn[1].name) == 0) | |
9796 | { | |
9797 | ++insn; | |
9798 | continue; | |
9799 | } | |
9800 | else | |
9801 | { | |
9802 | if (!insn_error) | |
9803 | { | |
9804 | static char buf[100]; | |
9805 | sprintf (buf, | |
9806 | _("opcode not supported on this processor: %s (%s)"), | |
9807 | mips_cpu_info_from_arch (mips_opts.arch)->name, | |
9808 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
9809 | insn_error = buf; | |
9810 | } | |
9811 | return; | |
9812 | } | |
9813 | } | |
9814 | ||
1e915849 | 9815 | create_insn (ip, insn); |
252b5132 | 9816 | imm_expr.X_op = O_absent; |
f6688943 TS |
9817 | imm_reloc[0] = BFD_RELOC_UNUSED; |
9818 | imm_reloc[1] = BFD_RELOC_UNUSED; | |
9819 | imm_reloc[2] = BFD_RELOC_UNUSED; | |
5f74bc13 | 9820 | imm2_expr.X_op = O_absent; |
252b5132 | 9821 | offset_expr.X_op = O_absent; |
f6688943 TS |
9822 | offset_reloc[0] = BFD_RELOC_UNUSED; |
9823 | offset_reloc[1] = BFD_RELOC_UNUSED; | |
9824 | offset_reloc[2] = BFD_RELOC_UNUSED; | |
252b5132 RH |
9825 | for (args = insn->args; 1; ++args) |
9826 | { | |
9827 | int c; | |
9828 | ||
9829 | if (*s == ' ') | |
9830 | ++s; | |
9831 | ||
9832 | /* In this switch statement we call break if we did not find | |
9833 | a match, continue if we did find a match, or return if we | |
9834 | are done. */ | |
9835 | ||
9836 | c = *args; | |
9837 | switch (c) | |
9838 | { | |
9839 | case '\0': | |
9840 | if (*s == '\0') | |
9841 | { | |
9842 | /* Stuff the immediate value in now, if we can. */ | |
9843 | if (imm_expr.X_op == O_constant | |
f6688943 | 9844 | && *imm_reloc > BFD_RELOC_UNUSED |
252b5132 RH |
9845 | && insn->pinfo != INSN_MACRO) |
9846 | { | |
d6f16593 MR |
9847 | valueT tmp; |
9848 | ||
9849 | switch (*offset_reloc) | |
9850 | { | |
9851 | case BFD_RELOC_MIPS16_HI16_S: | |
9852 | tmp = (imm_expr.X_add_number + 0x8000) >> 16; | |
9853 | break; | |
9854 | ||
9855 | case BFD_RELOC_MIPS16_HI16: | |
9856 | tmp = imm_expr.X_add_number >> 16; | |
9857 | break; | |
9858 | ||
9859 | case BFD_RELOC_MIPS16_LO16: | |
9860 | tmp = ((imm_expr.X_add_number + 0x8000) & 0xffff) | |
9861 | - 0x8000; | |
9862 | break; | |
9863 | ||
9864 | case BFD_RELOC_UNUSED: | |
9865 | tmp = imm_expr.X_add_number; | |
9866 | break; | |
9867 | ||
9868 | default: | |
9869 | internalError (); | |
9870 | } | |
9871 | *offset_reloc = BFD_RELOC_UNUSED; | |
9872 | ||
c4e7957c | 9873 | mips16_immed (NULL, 0, *imm_reloc - BFD_RELOC_UNUSED, |
d6f16593 | 9874 | tmp, TRUE, mips16_small, |
252b5132 RH |
9875 | mips16_ext, &ip->insn_opcode, |
9876 | &ip->use_extend, &ip->extend); | |
9877 | imm_expr.X_op = O_absent; | |
f6688943 | 9878 | *imm_reloc = BFD_RELOC_UNUSED; |
252b5132 RH |
9879 | } |
9880 | ||
9881 | return; | |
9882 | } | |
9883 | break; | |
9884 | ||
9885 | case ',': | |
9886 | if (*s++ == c) | |
9887 | continue; | |
9888 | s--; | |
9889 | switch (*++args) | |
9890 | { | |
9891 | case 'v': | |
bf12938e | 9892 | MIPS16_INSERT_OPERAND (RX, *ip, lastregno); |
252b5132 RH |
9893 | continue; |
9894 | case 'w': | |
bf12938e | 9895 | MIPS16_INSERT_OPERAND (RY, *ip, lastregno); |
252b5132 RH |
9896 | continue; |
9897 | } | |
9898 | break; | |
9899 | ||
9900 | case '(': | |
9901 | case ')': | |
9902 | if (*s++ == c) | |
9903 | continue; | |
9904 | break; | |
9905 | ||
9906 | case 'v': | |
9907 | case 'w': | |
9908 | if (s[0] != '$') | |
9909 | { | |
9910 | if (c == 'v') | |
bf12938e | 9911 | MIPS16_INSERT_OPERAND (RX, *ip, lastregno); |
252b5132 | 9912 | else |
bf12938e | 9913 | MIPS16_INSERT_OPERAND (RY, *ip, lastregno); |
252b5132 RH |
9914 | ++args; |
9915 | continue; | |
9916 | } | |
9917 | /* Fall through. */ | |
9918 | case 'x': | |
9919 | case 'y': | |
9920 | case 'z': | |
9921 | case 'Z': | |
9922 | case '0': | |
9923 | case 'S': | |
9924 | case 'R': | |
9925 | case 'X': | |
9926 | case 'Y': | |
707bfff6 TS |
9927 | s_reset = s; |
9928 | if (!reg_lookup (&s, RTYPE_NUM | RTYPE_GP, ®no)) | |
252b5132 | 9929 | { |
707bfff6 | 9930 | if (c == 'v' || c == 'w') |
85b51719 | 9931 | { |
707bfff6 | 9932 | if (c == 'v') |
a9e24354 | 9933 | MIPS16_INSERT_OPERAND (RX, *ip, lastregno); |
707bfff6 | 9934 | else |
a9e24354 | 9935 | MIPS16_INSERT_OPERAND (RY, *ip, lastregno); |
707bfff6 TS |
9936 | ++args; |
9937 | continue; | |
85b51719 | 9938 | } |
707bfff6 | 9939 | break; |
252b5132 RH |
9940 | } |
9941 | ||
9942 | if (*s == ' ') | |
9943 | ++s; | |
9944 | if (args[1] != *s) | |
9945 | { | |
9946 | if (c == 'v' || c == 'w') | |
9947 | { | |
9948 | regno = mips16_to_32_reg_map[lastregno]; | |
9949 | s = s_reset; | |
f9419b05 | 9950 | ++args; |
252b5132 RH |
9951 | } |
9952 | } | |
9953 | ||
9954 | switch (c) | |
9955 | { | |
9956 | case 'x': | |
9957 | case 'y': | |
9958 | case 'z': | |
9959 | case 'v': | |
9960 | case 'w': | |
9961 | case 'Z': | |
9962 | regno = mips32_to_16_reg_map[regno]; | |
9963 | break; | |
9964 | ||
9965 | case '0': | |
9966 | if (regno != 0) | |
9967 | regno = ILLEGAL_REG; | |
9968 | break; | |
9969 | ||
9970 | case 'S': | |
9971 | if (regno != SP) | |
9972 | regno = ILLEGAL_REG; | |
9973 | break; | |
9974 | ||
9975 | case 'R': | |
9976 | if (regno != RA) | |
9977 | regno = ILLEGAL_REG; | |
9978 | break; | |
9979 | ||
9980 | case 'X': | |
9981 | case 'Y': | |
9982 | if (regno == AT && ! mips_opts.noat) | |
9983 | as_warn (_("used $at without \".set noat\"")); | |
9984 | break; | |
9985 | ||
9986 | default: | |
9987 | internalError (); | |
9988 | } | |
9989 | ||
9990 | if (regno == ILLEGAL_REG) | |
9991 | break; | |
9992 | ||
9993 | switch (c) | |
9994 | { | |
9995 | case 'x': | |
9996 | case 'v': | |
bf12938e | 9997 | MIPS16_INSERT_OPERAND (RX, *ip, regno); |
252b5132 RH |
9998 | break; |
9999 | case 'y': | |
10000 | case 'w': | |
bf12938e | 10001 | MIPS16_INSERT_OPERAND (RY, *ip, regno); |
252b5132 RH |
10002 | break; |
10003 | case 'z': | |
bf12938e | 10004 | MIPS16_INSERT_OPERAND (RZ, *ip, regno); |
252b5132 RH |
10005 | break; |
10006 | case 'Z': | |
bf12938e | 10007 | MIPS16_INSERT_OPERAND (MOVE32Z, *ip, regno); |
252b5132 RH |
10008 | case '0': |
10009 | case 'S': | |
10010 | case 'R': | |
10011 | break; | |
10012 | case 'X': | |
bf12938e | 10013 | MIPS16_INSERT_OPERAND (REGR32, *ip, regno); |
252b5132 RH |
10014 | break; |
10015 | case 'Y': | |
10016 | regno = ((regno & 7) << 2) | ((regno & 0x18) >> 3); | |
bf12938e | 10017 | MIPS16_INSERT_OPERAND (REG32R, *ip, regno); |
252b5132 RH |
10018 | break; |
10019 | default: | |
10020 | internalError (); | |
10021 | } | |
10022 | ||
10023 | lastregno = regno; | |
10024 | continue; | |
10025 | ||
10026 | case 'P': | |
10027 | if (strncmp (s, "$pc", 3) == 0) | |
10028 | { | |
10029 | s += 3; | |
10030 | continue; | |
10031 | } | |
10032 | break; | |
10033 | ||
252b5132 RH |
10034 | case '5': |
10035 | case 'H': | |
10036 | case 'W': | |
10037 | case 'D': | |
10038 | case 'j': | |
252b5132 RH |
10039 | case 'V': |
10040 | case 'C': | |
10041 | case 'U': | |
10042 | case 'k': | |
10043 | case 'K': | |
d6f16593 MR |
10044 | i = my_getSmallExpression (&imm_expr, imm_reloc, s); |
10045 | if (i > 0) | |
252b5132 | 10046 | { |
d6f16593 | 10047 | if (imm_expr.X_op != O_constant) |
252b5132 | 10048 | { |
b34976b6 | 10049 | mips16_ext = TRUE; |
b34976b6 | 10050 | ip->use_extend = TRUE; |
252b5132 | 10051 | ip->extend = 0; |
252b5132 | 10052 | } |
d6f16593 MR |
10053 | else |
10054 | { | |
10055 | /* We need to relax this instruction. */ | |
10056 | *offset_reloc = *imm_reloc; | |
10057 | *imm_reloc = (int) BFD_RELOC_UNUSED + c; | |
10058 | } | |
10059 | s = expr_end; | |
10060 | continue; | |
252b5132 | 10061 | } |
d6f16593 MR |
10062 | *imm_reloc = BFD_RELOC_UNUSED; |
10063 | /* Fall through. */ | |
10064 | case '<': | |
10065 | case '>': | |
10066 | case '[': | |
10067 | case ']': | |
10068 | case '4': | |
10069 | case '8': | |
10070 | my_getExpression (&imm_expr, s); | |
252b5132 RH |
10071 | if (imm_expr.X_op == O_register) |
10072 | { | |
10073 | /* What we thought was an expression turned out to | |
10074 | be a register. */ | |
10075 | ||
10076 | if (s[0] == '(' && args[1] == '(') | |
10077 | { | |
10078 | /* It looks like the expression was omitted | |
10079 | before a register indirection, which means | |
10080 | that the expression is implicitly zero. We | |
10081 | still set up imm_expr, so that we handle | |
10082 | explicit extensions correctly. */ | |
10083 | imm_expr.X_op = O_constant; | |
10084 | imm_expr.X_add_number = 0; | |
f6688943 | 10085 | *imm_reloc = (int) BFD_RELOC_UNUSED + c; |
252b5132 RH |
10086 | continue; |
10087 | } | |
10088 | ||
10089 | break; | |
10090 | } | |
10091 | ||
10092 | /* We need to relax this instruction. */ | |
f6688943 | 10093 | *imm_reloc = (int) BFD_RELOC_UNUSED + c; |
252b5132 RH |
10094 | s = expr_end; |
10095 | continue; | |
10096 | ||
10097 | case 'p': | |
10098 | case 'q': | |
10099 | case 'A': | |
10100 | case 'B': | |
10101 | case 'E': | |
10102 | /* We use offset_reloc rather than imm_reloc for the PC | |
10103 | relative operands. This lets macros with both | |
10104 | immediate and address operands work correctly. */ | |
10105 | my_getExpression (&offset_expr, s); | |
10106 | ||
10107 | if (offset_expr.X_op == O_register) | |
10108 | break; | |
10109 | ||
10110 | /* We need to relax this instruction. */ | |
f6688943 | 10111 | *offset_reloc = (int) BFD_RELOC_UNUSED + c; |
252b5132 RH |
10112 | s = expr_end; |
10113 | continue; | |
10114 | ||
10115 | case '6': /* break code */ | |
10116 | my_getExpression (&imm_expr, s); | |
10117 | check_absolute_expr (ip, &imm_expr); | |
10118 | if ((unsigned long) imm_expr.X_add_number > 63) | |
bf12938e RS |
10119 | as_warn (_("Invalid value for `%s' (%lu)"), |
10120 | ip->insn_mo->name, | |
10121 | (unsigned long) imm_expr.X_add_number); | |
10122 | MIPS16_INSERT_OPERAND (IMM6, *ip, imm_expr.X_add_number); | |
252b5132 RH |
10123 | imm_expr.X_op = O_absent; |
10124 | s = expr_end; | |
10125 | continue; | |
10126 | ||
10127 | case 'a': /* 26 bit address */ | |
10128 | my_getExpression (&offset_expr, s); | |
10129 | s = expr_end; | |
f6688943 | 10130 | *offset_reloc = BFD_RELOC_MIPS16_JMP; |
252b5132 RH |
10131 | ip->insn_opcode <<= 16; |
10132 | continue; | |
10133 | ||
10134 | case 'l': /* register list for entry macro */ | |
10135 | case 'L': /* register list for exit macro */ | |
10136 | { | |
10137 | int mask; | |
10138 | ||
10139 | if (c == 'l') | |
10140 | mask = 0; | |
10141 | else | |
10142 | mask = 7 << 3; | |
10143 | while (*s != '\0') | |
10144 | { | |
707bfff6 | 10145 | unsigned int freg, reg1, reg2; |
252b5132 RH |
10146 | |
10147 | while (*s == ' ' || *s == ',') | |
10148 | ++s; | |
707bfff6 | 10149 | if (reg_lookup (&s, RTYPE_GP | RTYPE_NUM, ®1)) |
252b5132 | 10150 | freg = 0; |
707bfff6 TS |
10151 | else if (reg_lookup (&s, RTYPE_FPU, ®1)) |
10152 | freg = 1; | |
252b5132 RH |
10153 | else |
10154 | { | |
707bfff6 TS |
10155 | as_bad (_("can't parse register list")); |
10156 | break; | |
252b5132 RH |
10157 | } |
10158 | if (*s == ' ') | |
10159 | ++s; | |
10160 | if (*s != '-') | |
10161 | reg2 = reg1; | |
10162 | else | |
10163 | { | |
10164 | ++s; | |
707bfff6 TS |
10165 | if (!reg_lookup (&s, freg ? RTYPE_FPU |
10166 | : (RTYPE_GP | RTYPE_NUM), ®2)) | |
252b5132 | 10167 | { |
707bfff6 TS |
10168 | as_bad (_("invalid register list")); |
10169 | break; | |
252b5132 RH |
10170 | } |
10171 | } | |
10172 | if (freg && reg1 == 0 && reg2 == 0 && c == 'L') | |
10173 | { | |
10174 | mask &= ~ (7 << 3); | |
10175 | mask |= 5 << 3; | |
10176 | } | |
10177 | else if (freg && reg1 == 0 && reg2 == 1 && c == 'L') | |
10178 | { | |
10179 | mask &= ~ (7 << 3); | |
10180 | mask |= 6 << 3; | |
10181 | } | |
10182 | else if (reg1 == 4 && reg2 >= 4 && reg2 <= 7 && c != 'L') | |
10183 | mask |= (reg2 - 3) << 3; | |
10184 | else if (reg1 == 16 && reg2 >= 16 && reg2 <= 17) | |
10185 | mask |= (reg2 - 15) << 1; | |
f9419b05 | 10186 | else if (reg1 == RA && reg2 == RA) |
252b5132 RH |
10187 | mask |= 1; |
10188 | else | |
10189 | { | |
10190 | as_bad (_("invalid register list")); | |
10191 | break; | |
10192 | } | |
10193 | } | |
10194 | /* The mask is filled in in the opcode table for the | |
10195 | benefit of the disassembler. We remove it before | |
10196 | applying the actual mask. */ | |
10197 | ip->insn_opcode &= ~ ((7 << 3) << MIPS16OP_SH_IMM6); | |
10198 | ip->insn_opcode |= mask << MIPS16OP_SH_IMM6; | |
10199 | } | |
10200 | continue; | |
10201 | ||
0499d65b TS |
10202 | case 'm': /* Register list for save insn. */ |
10203 | case 'M': /* Register list for restore insn. */ | |
10204 | { | |
10205 | int opcode = 0; | |
10206 | int framesz = 0, seen_framesz = 0; | |
10207 | int args = 0, statics = 0, sregs = 0; | |
10208 | ||
10209 | while (*s != '\0') | |
10210 | { | |
10211 | unsigned int reg1, reg2; | |
10212 | ||
10213 | SKIP_SPACE_TABS (s); | |
10214 | while (*s == ',') | |
10215 | ++s; | |
10216 | SKIP_SPACE_TABS (s); | |
10217 | ||
10218 | my_getExpression (&imm_expr, s); | |
10219 | if (imm_expr.X_op == O_constant) | |
10220 | { | |
10221 | /* Handle the frame size. */ | |
10222 | if (seen_framesz) | |
10223 | { | |
10224 | as_bad (_("more than one frame size in list")); | |
10225 | break; | |
10226 | } | |
10227 | seen_framesz = 1; | |
10228 | framesz = imm_expr.X_add_number; | |
10229 | imm_expr.X_op = O_absent; | |
10230 | s = expr_end; | |
10231 | continue; | |
10232 | } | |
10233 | ||
707bfff6 | 10234 | if (! reg_lookup (&s, RTYPE_GP | RTYPE_NUM, ®1)) |
0499d65b TS |
10235 | { |
10236 | as_bad (_("can't parse register list")); | |
10237 | break; | |
10238 | } | |
0499d65b | 10239 | |
707bfff6 TS |
10240 | while (*s == ' ') |
10241 | ++s; | |
10242 | ||
0499d65b TS |
10243 | if (*s != '-') |
10244 | reg2 = reg1; | |
10245 | else | |
10246 | { | |
10247 | ++s; | |
707bfff6 TS |
10248 | if (! reg_lookup (&s, RTYPE_GP | RTYPE_NUM, ®2) |
10249 | || reg2 < reg1) | |
0499d65b TS |
10250 | { |
10251 | as_bad (_("can't parse register list")); | |
10252 | break; | |
10253 | } | |
0499d65b TS |
10254 | } |
10255 | ||
10256 | while (reg1 <= reg2) | |
10257 | { | |
10258 | if (reg1 >= 4 && reg1 <= 7) | |
10259 | { | |
3a93f742 | 10260 | if (!seen_framesz) |
0499d65b TS |
10261 | /* args $a0-$a3 */ |
10262 | args |= 1 << (reg1 - 4); | |
10263 | else | |
10264 | /* statics $a0-$a3 */ | |
10265 | statics |= 1 << (reg1 - 4); | |
10266 | } | |
10267 | else if ((reg1 >= 16 && reg1 <= 23) || reg1 == 30) | |
10268 | { | |
10269 | /* $s0-$s8 */ | |
10270 | sregs |= 1 << ((reg1 == 30) ? 8 : (reg1 - 16)); | |
10271 | } | |
10272 | else if (reg1 == 31) | |
10273 | { | |
10274 | /* Add $ra to insn. */ | |
10275 | opcode |= 0x40; | |
10276 | } | |
10277 | else | |
10278 | { | |
10279 | as_bad (_("unexpected register in list")); | |
10280 | break; | |
10281 | } | |
10282 | if (++reg1 == 24) | |
10283 | reg1 = 30; | |
10284 | } | |
10285 | } | |
10286 | ||
10287 | /* Encode args/statics combination. */ | |
10288 | if (args & statics) | |
10289 | as_bad (_("arg/static registers overlap")); | |
10290 | else if (args == 0xf) | |
10291 | /* All $a0-$a3 are args. */ | |
10292 | opcode |= MIPS16_ALL_ARGS << 16; | |
10293 | else if (statics == 0xf) | |
10294 | /* All $a0-$a3 are statics. */ | |
10295 | opcode |= MIPS16_ALL_STATICS << 16; | |
10296 | else | |
10297 | { | |
10298 | int narg = 0, nstat = 0; | |
10299 | ||
10300 | /* Count arg registers. */ | |
10301 | while (args & 0x1) | |
10302 | { | |
10303 | args >>= 1; | |
10304 | narg++; | |
10305 | } | |
10306 | if (args != 0) | |
10307 | as_bad (_("invalid arg register list")); | |
10308 | ||
10309 | /* Count static registers. */ | |
10310 | while (statics & 0x8) | |
10311 | { | |
10312 | statics = (statics << 1) & 0xf; | |
10313 | nstat++; | |
10314 | } | |
10315 | if (statics != 0) | |
10316 | as_bad (_("invalid static register list")); | |
10317 | ||
10318 | /* Encode args/statics. */ | |
10319 | opcode |= ((narg << 2) | nstat) << 16; | |
10320 | } | |
10321 | ||
10322 | /* Encode $s0/$s1. */ | |
10323 | if (sregs & (1 << 0)) /* $s0 */ | |
10324 | opcode |= 0x20; | |
10325 | if (sregs & (1 << 1)) /* $s1 */ | |
10326 | opcode |= 0x10; | |
10327 | sregs >>= 2; | |
10328 | ||
10329 | if (sregs != 0) | |
10330 | { | |
10331 | /* Count regs $s2-$s8. */ | |
10332 | int nsreg = 0; | |
10333 | while (sregs & 1) | |
10334 | { | |
10335 | sregs >>= 1; | |
10336 | nsreg++; | |
10337 | } | |
10338 | if (sregs != 0) | |
10339 | as_bad (_("invalid static register list")); | |
10340 | /* Encode $s2-$s8. */ | |
10341 | opcode |= nsreg << 24; | |
10342 | } | |
10343 | ||
10344 | /* Encode frame size. */ | |
10345 | if (!seen_framesz) | |
10346 | as_bad (_("missing frame size")); | |
10347 | else if ((framesz & 7) != 0 || framesz < 0 | |
10348 | || framesz > 0xff * 8) | |
10349 | as_bad (_("invalid frame size")); | |
10350 | else if (framesz != 128 || (opcode >> 16) != 0) | |
10351 | { | |
10352 | framesz /= 8; | |
10353 | opcode |= (((framesz & 0xf0) << 16) | |
10354 | | (framesz & 0x0f)); | |
10355 | } | |
10356 | ||
10357 | /* Finally build the instruction. */ | |
10358 | if ((opcode >> 16) != 0 || framesz == 0) | |
10359 | { | |
10360 | ip->use_extend = TRUE; | |
10361 | ip->extend = opcode >> 16; | |
10362 | } | |
10363 | ip->insn_opcode |= opcode & 0x7f; | |
10364 | } | |
10365 | continue; | |
10366 | ||
252b5132 RH |
10367 | case 'e': /* extend code */ |
10368 | my_getExpression (&imm_expr, s); | |
10369 | check_absolute_expr (ip, &imm_expr); | |
10370 | if ((unsigned long) imm_expr.X_add_number > 0x7ff) | |
10371 | { | |
10372 | as_warn (_("Invalid value for `%s' (%lu)"), | |
10373 | ip->insn_mo->name, | |
10374 | (unsigned long) imm_expr.X_add_number); | |
10375 | imm_expr.X_add_number &= 0x7ff; | |
10376 | } | |
10377 | ip->insn_opcode |= imm_expr.X_add_number; | |
10378 | imm_expr.X_op = O_absent; | |
10379 | s = expr_end; | |
10380 | continue; | |
10381 | ||
10382 | default: | |
10383 | internalError (); | |
10384 | } | |
10385 | break; | |
10386 | } | |
10387 | ||
10388 | /* Args don't match. */ | |
10389 | if (insn + 1 < &mips16_opcodes[bfd_mips16_num_opcodes] && | |
10390 | strcmp (insn->name, insn[1].name) == 0) | |
10391 | { | |
10392 | ++insn; | |
10393 | s = argsstart; | |
10394 | continue; | |
10395 | } | |
10396 | ||
10397 | insn_error = _("illegal operands"); | |
10398 | ||
10399 | return; | |
10400 | } | |
10401 | } | |
10402 | ||
10403 | /* This structure holds information we know about a mips16 immediate | |
10404 | argument type. */ | |
10405 | ||
e972090a NC |
10406 | struct mips16_immed_operand |
10407 | { | |
252b5132 RH |
10408 | /* The type code used in the argument string in the opcode table. */ |
10409 | int type; | |
10410 | /* The number of bits in the short form of the opcode. */ | |
10411 | int nbits; | |
10412 | /* The number of bits in the extended form of the opcode. */ | |
10413 | int extbits; | |
10414 | /* The amount by which the short form is shifted when it is used; | |
10415 | for example, the sw instruction has a shift count of 2. */ | |
10416 | int shift; | |
10417 | /* The amount by which the short form is shifted when it is stored | |
10418 | into the instruction code. */ | |
10419 | int op_shift; | |
10420 | /* Non-zero if the short form is unsigned. */ | |
10421 | int unsp; | |
10422 | /* Non-zero if the extended form is unsigned. */ | |
10423 | int extu; | |
10424 | /* Non-zero if the value is PC relative. */ | |
10425 | int pcrel; | |
10426 | }; | |
10427 | ||
10428 | /* The mips16 immediate operand types. */ | |
10429 | ||
10430 | static const struct mips16_immed_operand mips16_immed_operands[] = | |
10431 | { | |
10432 | { '<', 3, 5, 0, MIPS16OP_SH_RZ, 1, 1, 0 }, | |
10433 | { '>', 3, 5, 0, MIPS16OP_SH_RX, 1, 1, 0 }, | |
10434 | { '[', 3, 6, 0, MIPS16OP_SH_RZ, 1, 1, 0 }, | |
10435 | { ']', 3, 6, 0, MIPS16OP_SH_RX, 1, 1, 0 }, | |
10436 | { '4', 4, 15, 0, MIPS16OP_SH_IMM4, 0, 0, 0 }, | |
10437 | { '5', 5, 16, 0, MIPS16OP_SH_IMM5, 1, 0, 0 }, | |
10438 | { 'H', 5, 16, 1, MIPS16OP_SH_IMM5, 1, 0, 0 }, | |
10439 | { 'W', 5, 16, 2, MIPS16OP_SH_IMM5, 1, 0, 0 }, | |
10440 | { 'D', 5, 16, 3, MIPS16OP_SH_IMM5, 1, 0, 0 }, | |
10441 | { 'j', 5, 16, 0, MIPS16OP_SH_IMM5, 0, 0, 0 }, | |
10442 | { '8', 8, 16, 0, MIPS16OP_SH_IMM8, 1, 0, 0 }, | |
10443 | { 'V', 8, 16, 2, MIPS16OP_SH_IMM8, 1, 0, 0 }, | |
10444 | { 'C', 8, 16, 3, MIPS16OP_SH_IMM8, 1, 0, 0 }, | |
10445 | { 'U', 8, 16, 0, MIPS16OP_SH_IMM8, 1, 1, 0 }, | |
10446 | { 'k', 8, 16, 0, MIPS16OP_SH_IMM8, 0, 0, 0 }, | |
10447 | { 'K', 8, 16, 3, MIPS16OP_SH_IMM8, 0, 0, 0 }, | |
10448 | { 'p', 8, 16, 0, MIPS16OP_SH_IMM8, 0, 0, 1 }, | |
10449 | { 'q', 11, 16, 0, MIPS16OP_SH_IMM8, 0, 0, 1 }, | |
10450 | { 'A', 8, 16, 2, MIPS16OP_SH_IMM8, 1, 0, 1 }, | |
10451 | { 'B', 5, 16, 3, MIPS16OP_SH_IMM5, 1, 0, 1 }, | |
10452 | { 'E', 5, 16, 2, MIPS16OP_SH_IMM5, 1, 0, 1 } | |
10453 | }; | |
10454 | ||
10455 | #define MIPS16_NUM_IMMED \ | |
10456 | (sizeof mips16_immed_operands / sizeof mips16_immed_operands[0]) | |
10457 | ||
10458 | /* Handle a mips16 instruction with an immediate value. This or's the | |
10459 | small immediate value into *INSN. It sets *USE_EXTEND to indicate | |
10460 | whether an extended value is needed; if one is needed, it sets | |
10461 | *EXTEND to the value. The argument type is TYPE. The value is VAL. | |
10462 | If SMALL is true, an unextended opcode was explicitly requested. | |
10463 | If EXT is true, an extended opcode was explicitly requested. If | |
10464 | WARN is true, warn if EXT does not match reality. */ | |
10465 | ||
10466 | static void | |
17a2f251 TS |
10467 | mips16_immed (char *file, unsigned int line, int type, offsetT val, |
10468 | bfd_boolean warn, bfd_boolean small, bfd_boolean ext, | |
10469 | unsigned long *insn, bfd_boolean *use_extend, | |
10470 | unsigned short *extend) | |
252b5132 | 10471 | { |
3994f87e | 10472 | const struct mips16_immed_operand *op; |
252b5132 | 10473 | int mintiny, maxtiny; |
b34976b6 | 10474 | bfd_boolean needext; |
252b5132 RH |
10475 | |
10476 | op = mips16_immed_operands; | |
10477 | while (op->type != type) | |
10478 | { | |
10479 | ++op; | |
10480 | assert (op < mips16_immed_operands + MIPS16_NUM_IMMED); | |
10481 | } | |
10482 | ||
10483 | if (op->unsp) | |
10484 | { | |
10485 | if (type == '<' || type == '>' || type == '[' || type == ']') | |
10486 | { | |
10487 | mintiny = 1; | |
10488 | maxtiny = 1 << op->nbits; | |
10489 | } | |
10490 | else | |
10491 | { | |
10492 | mintiny = 0; | |
10493 | maxtiny = (1 << op->nbits) - 1; | |
10494 | } | |
10495 | } | |
10496 | else | |
10497 | { | |
10498 | mintiny = - (1 << (op->nbits - 1)); | |
10499 | maxtiny = (1 << (op->nbits - 1)) - 1; | |
10500 | } | |
10501 | ||
10502 | /* Branch offsets have an implicit 0 in the lowest bit. */ | |
10503 | if (type == 'p' || type == 'q') | |
10504 | val /= 2; | |
10505 | ||
10506 | if ((val & ((1 << op->shift) - 1)) != 0 | |
10507 | || val < (mintiny << op->shift) | |
10508 | || val > (maxtiny << op->shift)) | |
b34976b6 | 10509 | needext = TRUE; |
252b5132 | 10510 | else |
b34976b6 | 10511 | needext = FALSE; |
252b5132 RH |
10512 | |
10513 | if (warn && ext && ! needext) | |
beae10d5 KH |
10514 | as_warn_where (file, line, |
10515 | _("extended operand requested but not required")); | |
252b5132 RH |
10516 | if (small && needext) |
10517 | as_bad_where (file, line, _("invalid unextended operand value")); | |
10518 | ||
10519 | if (small || (! ext && ! needext)) | |
10520 | { | |
10521 | int insnval; | |
10522 | ||
b34976b6 | 10523 | *use_extend = FALSE; |
252b5132 RH |
10524 | insnval = ((val >> op->shift) & ((1 << op->nbits) - 1)); |
10525 | insnval <<= op->op_shift; | |
10526 | *insn |= insnval; | |
10527 | } | |
10528 | else | |
10529 | { | |
10530 | long minext, maxext; | |
10531 | int extval; | |
10532 | ||
10533 | if (op->extu) | |
10534 | { | |
10535 | minext = 0; | |
10536 | maxext = (1 << op->extbits) - 1; | |
10537 | } | |
10538 | else | |
10539 | { | |
10540 | minext = - (1 << (op->extbits - 1)); | |
10541 | maxext = (1 << (op->extbits - 1)) - 1; | |
10542 | } | |
10543 | if (val < minext || val > maxext) | |
10544 | as_bad_where (file, line, | |
10545 | _("operand value out of range for instruction")); | |
10546 | ||
b34976b6 | 10547 | *use_extend = TRUE; |
252b5132 RH |
10548 | if (op->extbits == 16) |
10549 | { | |
10550 | extval = ((val >> 11) & 0x1f) | (val & 0x7e0); | |
10551 | val &= 0x1f; | |
10552 | } | |
10553 | else if (op->extbits == 15) | |
10554 | { | |
10555 | extval = ((val >> 11) & 0xf) | (val & 0x7f0); | |
10556 | val &= 0xf; | |
10557 | } | |
10558 | else | |
10559 | { | |
10560 | extval = ((val & 0x1f) << 6) | (val & 0x20); | |
10561 | val = 0; | |
10562 | } | |
10563 | ||
10564 | *extend = (unsigned short) extval; | |
10565 | *insn |= val; | |
10566 | } | |
10567 | } | |
10568 | \f | |
d6f16593 | 10569 | struct percent_op_match |
ad8d3bb3 | 10570 | { |
5e0116d5 RS |
10571 | const char *str; |
10572 | bfd_reloc_code_real_type reloc; | |
d6f16593 MR |
10573 | }; |
10574 | ||
10575 | static const struct percent_op_match mips_percent_op[] = | |
ad8d3bb3 | 10576 | { |
5e0116d5 | 10577 | {"%lo", BFD_RELOC_LO16}, |
ad8d3bb3 | 10578 | #ifdef OBJ_ELF |
5e0116d5 RS |
10579 | {"%call_hi", BFD_RELOC_MIPS_CALL_HI16}, |
10580 | {"%call_lo", BFD_RELOC_MIPS_CALL_LO16}, | |
10581 | {"%call16", BFD_RELOC_MIPS_CALL16}, | |
10582 | {"%got_disp", BFD_RELOC_MIPS_GOT_DISP}, | |
10583 | {"%got_page", BFD_RELOC_MIPS_GOT_PAGE}, | |
10584 | {"%got_ofst", BFD_RELOC_MIPS_GOT_OFST}, | |
10585 | {"%got_hi", BFD_RELOC_MIPS_GOT_HI16}, | |
10586 | {"%got_lo", BFD_RELOC_MIPS_GOT_LO16}, | |
10587 | {"%got", BFD_RELOC_MIPS_GOT16}, | |
10588 | {"%gp_rel", BFD_RELOC_GPREL16}, | |
10589 | {"%half", BFD_RELOC_16}, | |
10590 | {"%highest", BFD_RELOC_MIPS_HIGHEST}, | |
10591 | {"%higher", BFD_RELOC_MIPS_HIGHER}, | |
10592 | {"%neg", BFD_RELOC_MIPS_SUB}, | |
3f98094e DJ |
10593 | {"%tlsgd", BFD_RELOC_MIPS_TLS_GD}, |
10594 | {"%tlsldm", BFD_RELOC_MIPS_TLS_LDM}, | |
10595 | {"%dtprel_hi", BFD_RELOC_MIPS_TLS_DTPREL_HI16}, | |
10596 | {"%dtprel_lo", BFD_RELOC_MIPS_TLS_DTPREL_LO16}, | |
10597 | {"%tprel_hi", BFD_RELOC_MIPS_TLS_TPREL_HI16}, | |
10598 | {"%tprel_lo", BFD_RELOC_MIPS_TLS_TPREL_LO16}, | |
10599 | {"%gottprel", BFD_RELOC_MIPS_TLS_GOTTPREL}, | |
ad8d3bb3 | 10600 | #endif |
5e0116d5 | 10601 | {"%hi", BFD_RELOC_HI16_S} |
ad8d3bb3 TS |
10602 | }; |
10603 | ||
d6f16593 MR |
10604 | static const struct percent_op_match mips16_percent_op[] = |
10605 | { | |
10606 | {"%lo", BFD_RELOC_MIPS16_LO16}, | |
10607 | {"%gprel", BFD_RELOC_MIPS16_GPREL}, | |
10608 | {"%hi", BFD_RELOC_MIPS16_HI16_S} | |
10609 | }; | |
10610 | ||
252b5132 | 10611 | |
5e0116d5 RS |
10612 | /* Return true if *STR points to a relocation operator. When returning true, |
10613 | move *STR over the operator and store its relocation code in *RELOC. | |
10614 | Leave both *STR and *RELOC alone when returning false. */ | |
10615 | ||
10616 | static bfd_boolean | |
17a2f251 | 10617 | parse_relocation (char **str, bfd_reloc_code_real_type *reloc) |
252b5132 | 10618 | { |
d6f16593 MR |
10619 | const struct percent_op_match *percent_op; |
10620 | size_t limit, i; | |
10621 | ||
10622 | if (mips_opts.mips16) | |
10623 | { | |
10624 | percent_op = mips16_percent_op; | |
10625 | limit = ARRAY_SIZE (mips16_percent_op); | |
10626 | } | |
10627 | else | |
10628 | { | |
10629 | percent_op = mips_percent_op; | |
10630 | limit = ARRAY_SIZE (mips_percent_op); | |
10631 | } | |
76b3015f | 10632 | |
d6f16593 | 10633 | for (i = 0; i < limit; i++) |
5e0116d5 | 10634 | if (strncasecmp (*str, percent_op[i].str, strlen (percent_op[i].str)) == 0) |
394f9b3a | 10635 | { |
3f98094e DJ |
10636 | int len = strlen (percent_op[i].str); |
10637 | ||
10638 | if (!ISSPACE ((*str)[len]) && (*str)[len] != '(') | |
10639 | continue; | |
10640 | ||
5e0116d5 RS |
10641 | *str += strlen (percent_op[i].str); |
10642 | *reloc = percent_op[i].reloc; | |
394f9b3a | 10643 | |
5e0116d5 RS |
10644 | /* Check whether the output BFD supports this relocation. |
10645 | If not, issue an error and fall back on something safe. */ | |
10646 | if (!bfd_reloc_type_lookup (stdoutput, percent_op[i].reloc)) | |
394f9b3a | 10647 | { |
5e0116d5 RS |
10648 | as_bad ("relocation %s isn't supported by the current ABI", |
10649 | percent_op[i].str); | |
01a3f561 | 10650 | *reloc = BFD_RELOC_UNUSED; |
394f9b3a | 10651 | } |
5e0116d5 | 10652 | return TRUE; |
394f9b3a | 10653 | } |
5e0116d5 | 10654 | return FALSE; |
394f9b3a | 10655 | } |
ad8d3bb3 | 10656 | |
ad8d3bb3 | 10657 | |
5e0116d5 RS |
10658 | /* Parse string STR as a 16-bit relocatable operand. Store the |
10659 | expression in *EP and the relocations in the array starting | |
10660 | at RELOC. Return the number of relocation operators used. | |
ad8d3bb3 | 10661 | |
01a3f561 | 10662 | On exit, EXPR_END points to the first character after the expression. */ |
ad8d3bb3 | 10663 | |
5e0116d5 | 10664 | static size_t |
17a2f251 TS |
10665 | my_getSmallExpression (expressionS *ep, bfd_reloc_code_real_type *reloc, |
10666 | char *str) | |
ad8d3bb3 | 10667 | { |
5e0116d5 RS |
10668 | bfd_reloc_code_real_type reversed_reloc[3]; |
10669 | size_t reloc_index, i; | |
09b8f35a RS |
10670 | int crux_depth, str_depth; |
10671 | char *crux; | |
5e0116d5 RS |
10672 | |
10673 | /* Search for the start of the main expression, recoding relocations | |
09b8f35a RS |
10674 | in REVERSED_RELOC. End the loop with CRUX pointing to the start |
10675 | of the main expression and with CRUX_DEPTH containing the number | |
10676 | of open brackets at that point. */ | |
10677 | reloc_index = -1; | |
10678 | str_depth = 0; | |
10679 | do | |
fb1b3232 | 10680 | { |
09b8f35a RS |
10681 | reloc_index++; |
10682 | crux = str; | |
10683 | crux_depth = str_depth; | |
10684 | ||
10685 | /* Skip over whitespace and brackets, keeping count of the number | |
10686 | of brackets. */ | |
10687 | while (*str == ' ' || *str == '\t' || *str == '(') | |
10688 | if (*str++ == '(') | |
10689 | str_depth++; | |
5e0116d5 | 10690 | } |
09b8f35a RS |
10691 | while (*str == '%' |
10692 | && reloc_index < (HAVE_NEWABI ? 3 : 1) | |
10693 | && parse_relocation (&str, &reversed_reloc[reloc_index])); | |
ad8d3bb3 | 10694 | |
09b8f35a | 10695 | my_getExpression (ep, crux); |
5e0116d5 | 10696 | str = expr_end; |
394f9b3a | 10697 | |
5e0116d5 | 10698 | /* Match every open bracket. */ |
09b8f35a | 10699 | while (crux_depth > 0 && (*str == ')' || *str == ' ' || *str == '\t')) |
5e0116d5 | 10700 | if (*str++ == ')') |
09b8f35a | 10701 | crux_depth--; |
394f9b3a | 10702 | |
09b8f35a | 10703 | if (crux_depth > 0) |
5e0116d5 | 10704 | as_bad ("unclosed '('"); |
394f9b3a | 10705 | |
5e0116d5 | 10706 | expr_end = str; |
252b5132 | 10707 | |
01a3f561 | 10708 | if (reloc_index != 0) |
64bdfcaf RS |
10709 | { |
10710 | prev_reloc_op_frag = frag_now; | |
10711 | for (i = 0; i < reloc_index; i++) | |
10712 | reloc[i] = reversed_reloc[reloc_index - 1 - i]; | |
10713 | } | |
fb1b3232 | 10714 | |
5e0116d5 | 10715 | return reloc_index; |
252b5132 RH |
10716 | } |
10717 | ||
10718 | static void | |
17a2f251 | 10719 | my_getExpression (expressionS *ep, char *str) |
252b5132 RH |
10720 | { |
10721 | char *save_in; | |
98aa84af | 10722 | valueT val; |
252b5132 RH |
10723 | |
10724 | save_in = input_line_pointer; | |
10725 | input_line_pointer = str; | |
10726 | expression (ep); | |
10727 | expr_end = input_line_pointer; | |
10728 | input_line_pointer = save_in; | |
10729 | ||
10730 | /* If we are in mips16 mode, and this is an expression based on `.', | |
10731 | then we bump the value of the symbol by 1 since that is how other | |
10732 | text symbols are handled. We don't bother to handle complex | |
10733 | expressions, just `.' plus or minus a constant. */ | |
10734 | if (mips_opts.mips16 | |
10735 | && ep->X_op == O_symbol | |
10736 | && strcmp (S_GET_NAME (ep->X_add_symbol), FAKE_LABEL_NAME) == 0 | |
10737 | && S_GET_SEGMENT (ep->X_add_symbol) == now_seg | |
49309057 ILT |
10738 | && symbol_get_frag (ep->X_add_symbol) == frag_now |
10739 | && symbol_constant_p (ep->X_add_symbol) | |
98aa84af AM |
10740 | && (val = S_GET_VALUE (ep->X_add_symbol)) == frag_now_fix ()) |
10741 | S_SET_VALUE (ep->X_add_symbol, val + 1); | |
252b5132 RH |
10742 | } |
10743 | ||
10744 | /* Turn a string in input_line_pointer into a floating point constant | |
bc0d738a NC |
10745 | of type TYPE, and store the appropriate bytes in *LITP. The number |
10746 | of LITTLENUMS emitted is stored in *SIZEP. An error message is | |
252b5132 RH |
10747 | returned, or NULL on OK. */ |
10748 | ||
10749 | char * | |
17a2f251 | 10750 | md_atof (int type, char *litP, int *sizeP) |
252b5132 RH |
10751 | { |
10752 | int prec; | |
10753 | LITTLENUM_TYPE words[4]; | |
10754 | char *t; | |
10755 | int i; | |
10756 | ||
10757 | switch (type) | |
10758 | { | |
10759 | case 'f': | |
10760 | prec = 2; | |
10761 | break; | |
10762 | ||
10763 | case 'd': | |
10764 | prec = 4; | |
10765 | break; | |
10766 | ||
10767 | default: | |
10768 | *sizeP = 0; | |
10769 | return _("bad call to md_atof"); | |
10770 | } | |
10771 | ||
10772 | t = atof_ieee (input_line_pointer, type, words); | |
10773 | if (t) | |
10774 | input_line_pointer = t; | |
10775 | ||
10776 | *sizeP = prec * 2; | |
10777 | ||
10778 | if (! target_big_endian) | |
10779 | { | |
10780 | for (i = prec - 1; i >= 0; i--) | |
10781 | { | |
17a2f251 | 10782 | md_number_to_chars (litP, words[i], 2); |
252b5132 RH |
10783 | litP += 2; |
10784 | } | |
10785 | } | |
10786 | else | |
10787 | { | |
10788 | for (i = 0; i < prec; i++) | |
10789 | { | |
17a2f251 | 10790 | md_number_to_chars (litP, words[i], 2); |
252b5132 RH |
10791 | litP += 2; |
10792 | } | |
10793 | } | |
bdaaa2e1 | 10794 | |
252b5132 RH |
10795 | return NULL; |
10796 | } | |
10797 | ||
10798 | void | |
17a2f251 | 10799 | md_number_to_chars (char *buf, valueT val, int n) |
252b5132 RH |
10800 | { |
10801 | if (target_big_endian) | |
10802 | number_to_chars_bigendian (buf, val, n); | |
10803 | else | |
10804 | number_to_chars_littleendian (buf, val, n); | |
10805 | } | |
10806 | \f | |
ae948b86 | 10807 | #ifdef OBJ_ELF |
e013f690 TS |
10808 | static int support_64bit_objects(void) |
10809 | { | |
10810 | const char **list, **l; | |
aa3d8fdf | 10811 | int yes; |
e013f690 TS |
10812 | |
10813 | list = bfd_target_list (); | |
10814 | for (l = list; *l != NULL; l++) | |
10815 | #ifdef TE_TMIPS | |
10816 | /* This is traditional mips */ | |
10817 | if (strcmp (*l, "elf64-tradbigmips") == 0 | |
10818 | || strcmp (*l, "elf64-tradlittlemips") == 0) | |
10819 | #else | |
10820 | if (strcmp (*l, "elf64-bigmips") == 0 | |
10821 | || strcmp (*l, "elf64-littlemips") == 0) | |
10822 | #endif | |
10823 | break; | |
aa3d8fdf | 10824 | yes = (*l != NULL); |
e013f690 | 10825 | free (list); |
aa3d8fdf | 10826 | return yes; |
e013f690 | 10827 | } |
ae948b86 | 10828 | #endif /* OBJ_ELF */ |
e013f690 | 10829 | |
78849248 | 10830 | const char *md_shortopts = "O::g::G:"; |
252b5132 | 10831 | |
e972090a NC |
10832 | struct option md_longopts[] = |
10833 | { | |
f9b4148d CD |
10834 | /* Options which specify architecture. */ |
10835 | #define OPTION_ARCH_BASE (OPTION_MD_BASE) | |
10836 | #define OPTION_MARCH (OPTION_ARCH_BASE + 0) | |
10837 | {"march", required_argument, NULL, OPTION_MARCH}, | |
10838 | #define OPTION_MTUNE (OPTION_ARCH_BASE + 1) | |
10839 | {"mtune", required_argument, NULL, OPTION_MTUNE}, | |
10840 | #define OPTION_MIPS1 (OPTION_ARCH_BASE + 2) | |
252b5132 RH |
10841 | {"mips0", no_argument, NULL, OPTION_MIPS1}, |
10842 | {"mips1", no_argument, NULL, OPTION_MIPS1}, | |
f9b4148d | 10843 | #define OPTION_MIPS2 (OPTION_ARCH_BASE + 3) |
252b5132 | 10844 | {"mips2", no_argument, NULL, OPTION_MIPS2}, |
f9b4148d | 10845 | #define OPTION_MIPS3 (OPTION_ARCH_BASE + 4) |
252b5132 | 10846 | {"mips3", no_argument, NULL, OPTION_MIPS3}, |
f9b4148d | 10847 | #define OPTION_MIPS4 (OPTION_ARCH_BASE + 5) |
252b5132 | 10848 | {"mips4", no_argument, NULL, OPTION_MIPS4}, |
f9b4148d | 10849 | #define OPTION_MIPS5 (OPTION_ARCH_BASE + 6) |
ae948b86 | 10850 | {"mips5", no_argument, NULL, OPTION_MIPS5}, |
f9b4148d | 10851 | #define OPTION_MIPS32 (OPTION_ARCH_BASE + 7) |
ae948b86 | 10852 | {"mips32", no_argument, NULL, OPTION_MIPS32}, |
f9b4148d | 10853 | #define OPTION_MIPS64 (OPTION_ARCH_BASE + 8) |
ae948b86 | 10854 | {"mips64", no_argument, NULL, OPTION_MIPS64}, |
f9b4148d CD |
10855 | #define OPTION_MIPS32R2 (OPTION_ARCH_BASE + 9) |
10856 | {"mips32r2", no_argument, NULL, OPTION_MIPS32R2}, | |
5f74bc13 CD |
10857 | #define OPTION_MIPS64R2 (OPTION_ARCH_BASE + 10) |
10858 | {"mips64r2", no_argument, NULL, OPTION_MIPS64R2}, | |
f9b4148d CD |
10859 | |
10860 | /* Options which specify Application Specific Extensions (ASEs). */ | |
5f74bc13 | 10861 | #define OPTION_ASE_BASE (OPTION_ARCH_BASE + 11) |
f9b4148d CD |
10862 | #define OPTION_MIPS16 (OPTION_ASE_BASE + 0) |
10863 | {"mips16", no_argument, NULL, OPTION_MIPS16}, | |
10864 | #define OPTION_NO_MIPS16 (OPTION_ASE_BASE + 1) | |
10865 | {"no-mips16", no_argument, NULL, OPTION_NO_MIPS16}, | |
10866 | #define OPTION_MIPS3D (OPTION_ASE_BASE + 2) | |
10867 | {"mips3d", no_argument, NULL, OPTION_MIPS3D}, | |
10868 | #define OPTION_NO_MIPS3D (OPTION_ASE_BASE + 3) | |
10869 | {"no-mips3d", no_argument, NULL, OPTION_NO_MIPS3D}, | |
10870 | #define OPTION_MDMX (OPTION_ASE_BASE + 4) | |
10871 | {"mdmx", no_argument, NULL, OPTION_MDMX}, | |
10872 | #define OPTION_NO_MDMX (OPTION_ASE_BASE + 5) | |
10873 | {"no-mdmx", no_argument, NULL, OPTION_NO_MDMX}, | |
74cd071d CF |
10874 | #define OPTION_DSP (OPTION_ASE_BASE + 6) |
10875 | {"mdsp", no_argument, NULL, OPTION_DSP}, | |
10876 | #define OPTION_NO_DSP (OPTION_ASE_BASE + 7) | |
10877 | {"mno-dsp", no_argument, NULL, OPTION_NO_DSP}, | |
ef2e4d86 CF |
10878 | #define OPTION_MT (OPTION_ASE_BASE + 8) |
10879 | {"mmt", no_argument, NULL, OPTION_MT}, | |
10880 | #define OPTION_NO_MT (OPTION_ASE_BASE + 9) | |
10881 | {"mno-mt", no_argument, NULL, OPTION_NO_MT}, | |
e16bfa71 TS |
10882 | #define OPTION_SMARTMIPS (OPTION_ASE_BASE + 10) |
10883 | {"msmartmips", no_argument, NULL, OPTION_SMARTMIPS}, | |
10884 | #define OPTION_NO_SMARTMIPS (OPTION_ASE_BASE + 11) | |
10885 | {"mno-smartmips", no_argument, NULL, OPTION_NO_SMARTMIPS}, | |
8b082fb1 TS |
10886 | #define OPTION_DSPR2 (OPTION_ASE_BASE + 12) |
10887 | {"mdspr2", no_argument, NULL, OPTION_DSPR2}, | |
10888 | #define OPTION_NO_DSPR2 (OPTION_ASE_BASE + 13) | |
10889 | {"mno-dspr2", no_argument, NULL, OPTION_NO_DSPR2}, | |
f9b4148d CD |
10890 | |
10891 | /* Old-style architecture options. Don't add more of these. */ | |
8b082fb1 | 10892 | #define OPTION_COMPAT_ARCH_BASE (OPTION_ASE_BASE + 14) |
f9b4148d CD |
10893 | #define OPTION_M4650 (OPTION_COMPAT_ARCH_BASE + 0) |
10894 | {"m4650", no_argument, NULL, OPTION_M4650}, | |
10895 | #define OPTION_NO_M4650 (OPTION_COMPAT_ARCH_BASE + 1) | |
10896 | {"no-m4650", no_argument, NULL, OPTION_NO_M4650}, | |
10897 | #define OPTION_M4010 (OPTION_COMPAT_ARCH_BASE + 2) | |
10898 | {"m4010", no_argument, NULL, OPTION_M4010}, | |
10899 | #define OPTION_NO_M4010 (OPTION_COMPAT_ARCH_BASE + 3) | |
10900 | {"no-m4010", no_argument, NULL, OPTION_NO_M4010}, | |
10901 | #define OPTION_M4100 (OPTION_COMPAT_ARCH_BASE + 4) | |
10902 | {"m4100", no_argument, NULL, OPTION_M4100}, | |
10903 | #define OPTION_NO_M4100 (OPTION_COMPAT_ARCH_BASE + 5) | |
10904 | {"no-m4100", no_argument, NULL, OPTION_NO_M4100}, | |
10905 | #define OPTION_M3900 (OPTION_COMPAT_ARCH_BASE + 6) | |
10906 | {"m3900", no_argument, NULL, OPTION_M3900}, | |
10907 | #define OPTION_NO_M3900 (OPTION_COMPAT_ARCH_BASE + 7) | |
10908 | {"no-m3900", no_argument, NULL, OPTION_NO_M3900}, | |
10909 | ||
10910 | /* Options which enable bug fixes. */ | |
10911 | #define OPTION_FIX_BASE (OPTION_COMPAT_ARCH_BASE + 8) | |
10912 | #define OPTION_M7000_HILO_FIX (OPTION_FIX_BASE + 0) | |
10913 | {"mfix7000", no_argument, NULL, OPTION_M7000_HILO_FIX}, | |
10914 | #define OPTION_MNO_7000_HILO_FIX (OPTION_FIX_BASE + 1) | |
10915 | {"no-fix-7000", no_argument, NULL, OPTION_MNO_7000_HILO_FIX}, | |
10916 | {"mno-fix7000", no_argument, NULL, OPTION_MNO_7000_HILO_FIX}, | |
d766e8ec RS |
10917 | #define OPTION_FIX_VR4120 (OPTION_FIX_BASE + 2) |
10918 | #define OPTION_NO_FIX_VR4120 (OPTION_FIX_BASE + 3) | |
10919 | {"mfix-vr4120", no_argument, NULL, OPTION_FIX_VR4120}, | |
10920 | {"mno-fix-vr4120", no_argument, NULL, OPTION_NO_FIX_VR4120}, | |
7d8e00cf RS |
10921 | #define OPTION_FIX_VR4130 (OPTION_FIX_BASE + 4) |
10922 | #define OPTION_NO_FIX_VR4130 (OPTION_FIX_BASE + 5) | |
10923 | {"mfix-vr4130", no_argument, NULL, OPTION_FIX_VR4130}, | |
10924 | {"mno-fix-vr4130", no_argument, NULL, OPTION_NO_FIX_VR4130}, | |
f9b4148d CD |
10925 | |
10926 | /* Miscellaneous options. */ | |
7d8e00cf | 10927 | #define OPTION_MISC_BASE (OPTION_FIX_BASE + 6) |
1ffcab4b | 10928 | #define OPTION_TRAP (OPTION_MISC_BASE + 0) |
252b5132 RH |
10929 | {"trap", no_argument, NULL, OPTION_TRAP}, |
10930 | {"no-break", no_argument, NULL, OPTION_TRAP}, | |
1ffcab4b | 10931 | #define OPTION_BREAK (OPTION_MISC_BASE + 1) |
252b5132 RH |
10932 | {"break", no_argument, NULL, OPTION_BREAK}, |
10933 | {"no-trap", no_argument, NULL, OPTION_BREAK}, | |
1ffcab4b | 10934 | #define OPTION_EB (OPTION_MISC_BASE + 2) |
252b5132 | 10935 | {"EB", no_argument, NULL, OPTION_EB}, |
1ffcab4b | 10936 | #define OPTION_EL (OPTION_MISC_BASE + 3) |
252b5132 | 10937 | {"EL", no_argument, NULL, OPTION_EL}, |
1ffcab4b | 10938 | #define OPTION_FP32 (OPTION_MISC_BASE + 4) |
ae948b86 | 10939 | {"mfp32", no_argument, NULL, OPTION_FP32}, |
1ffcab4b | 10940 | #define OPTION_GP32 (OPTION_MISC_BASE + 5) |
c97ef257 | 10941 | {"mgp32", no_argument, NULL, OPTION_GP32}, |
1ffcab4b | 10942 | #define OPTION_CONSTRUCT_FLOATS (OPTION_MISC_BASE + 6) |
119d663a | 10943 | {"construct-floats", no_argument, NULL, OPTION_CONSTRUCT_FLOATS}, |
1ffcab4b | 10944 | #define OPTION_NO_CONSTRUCT_FLOATS (OPTION_MISC_BASE + 7) |
119d663a | 10945 | {"no-construct-floats", no_argument, NULL, OPTION_NO_CONSTRUCT_FLOATS}, |
1ffcab4b | 10946 | #define OPTION_FP64 (OPTION_MISC_BASE + 8) |
316f5878 | 10947 | {"mfp64", no_argument, NULL, OPTION_FP64}, |
1ffcab4b | 10948 | #define OPTION_GP64 (OPTION_MISC_BASE + 9) |
ae948b86 | 10949 | {"mgp64", no_argument, NULL, OPTION_GP64}, |
1ffcab4b CD |
10950 | #define OPTION_RELAX_BRANCH (OPTION_MISC_BASE + 10) |
10951 | #define OPTION_NO_RELAX_BRANCH (OPTION_MISC_BASE + 11) | |
4a6a3df4 AO |
10952 | {"relax-branch", no_argument, NULL, OPTION_RELAX_BRANCH}, |
10953 | {"no-relax-branch", no_argument, NULL, OPTION_NO_RELAX_BRANCH}, | |
aa6975fb ILT |
10954 | #define OPTION_MSHARED (OPTION_MISC_BASE + 12) |
10955 | #define OPTION_MNO_SHARED (OPTION_MISC_BASE + 13) | |
10956 | {"mshared", no_argument, NULL, OPTION_MSHARED}, | |
10957 | {"mno-shared", no_argument, NULL, OPTION_MNO_SHARED}, | |
aed1a261 RS |
10958 | #define OPTION_MSYM32 (OPTION_MISC_BASE + 14) |
10959 | #define OPTION_MNO_SYM32 (OPTION_MISC_BASE + 15) | |
10960 | {"msym32", no_argument, NULL, OPTION_MSYM32}, | |
10961 | {"mno-sym32", no_argument, NULL, OPTION_MNO_SYM32}, | |
f9b4148d CD |
10962 | |
10963 | /* ELF-specific options. */ | |
156c2f8b | 10964 | #ifdef OBJ_ELF |
aed1a261 | 10965 | #define OPTION_ELF_BASE (OPTION_MISC_BASE + 16) |
156c2f8b | 10966 | #define OPTION_CALL_SHARED (OPTION_ELF_BASE + 0) |
156c2f8b NC |
10967 | {"KPIC", no_argument, NULL, OPTION_CALL_SHARED}, |
10968 | {"call_shared", no_argument, NULL, OPTION_CALL_SHARED}, | |
ae948b86 | 10969 | #define OPTION_NON_SHARED (OPTION_ELF_BASE + 1) |
156c2f8b | 10970 | {"non_shared", no_argument, NULL, OPTION_NON_SHARED}, |
ae948b86 | 10971 | #define OPTION_XGOT (OPTION_ELF_BASE + 2) |
156c2f8b | 10972 | {"xgot", no_argument, NULL, OPTION_XGOT}, |
ae948b86 TS |
10973 | #define OPTION_MABI (OPTION_ELF_BASE + 3) |
10974 | {"mabi", required_argument, NULL, OPTION_MABI}, | |
10975 | #define OPTION_32 (OPTION_ELF_BASE + 4) | |
156c2f8b | 10976 | {"32", no_argument, NULL, OPTION_32}, |
ae948b86 | 10977 | #define OPTION_N32 (OPTION_ELF_BASE + 5) |
e013f690 | 10978 | {"n32", no_argument, NULL, OPTION_N32}, |
ae948b86 | 10979 | #define OPTION_64 (OPTION_ELF_BASE + 6) |
156c2f8b | 10980 | {"64", no_argument, NULL, OPTION_64}, |
ecb4347a DJ |
10981 | #define OPTION_MDEBUG (OPTION_ELF_BASE + 7) |
10982 | {"mdebug", no_argument, NULL, OPTION_MDEBUG}, | |
10983 | #define OPTION_NO_MDEBUG (OPTION_ELF_BASE + 8) | |
10984 | {"no-mdebug", no_argument, NULL, OPTION_NO_MDEBUG}, | |
dcd410fe RO |
10985 | #define OPTION_PDR (OPTION_ELF_BASE + 9) |
10986 | {"mpdr", no_argument, NULL, OPTION_PDR}, | |
10987 | #define OPTION_NO_PDR (OPTION_ELF_BASE + 10) | |
10988 | {"mno-pdr", no_argument, NULL, OPTION_NO_PDR}, | |
0a44bf69 RS |
10989 | #define OPTION_MVXWORKS_PIC (OPTION_ELF_BASE + 11) |
10990 | {"mvxworks-pic", no_argument, NULL, OPTION_MVXWORKS_PIC}, | |
ae948b86 | 10991 | #endif /* OBJ_ELF */ |
f9b4148d | 10992 | |
252b5132 RH |
10993 | {NULL, no_argument, NULL, 0} |
10994 | }; | |
156c2f8b | 10995 | size_t md_longopts_size = sizeof (md_longopts); |
252b5132 | 10996 | |
316f5878 RS |
10997 | /* Set STRING_PTR (either &mips_arch_string or &mips_tune_string) to |
10998 | NEW_VALUE. Warn if another value was already specified. Note: | |
10999 | we have to defer parsing the -march and -mtune arguments in order | |
11000 | to handle 'from-abi' correctly, since the ABI might be specified | |
11001 | in a later argument. */ | |
11002 | ||
11003 | static void | |
17a2f251 | 11004 | mips_set_option_string (const char **string_ptr, const char *new_value) |
316f5878 RS |
11005 | { |
11006 | if (*string_ptr != 0 && strcasecmp (*string_ptr, new_value) != 0) | |
11007 | as_warn (_("A different %s was already specified, is now %s"), | |
11008 | string_ptr == &mips_arch_string ? "-march" : "-mtune", | |
11009 | new_value); | |
11010 | ||
11011 | *string_ptr = new_value; | |
11012 | } | |
11013 | ||
252b5132 | 11014 | int |
17a2f251 | 11015 | md_parse_option (int c, char *arg) |
252b5132 RH |
11016 | { |
11017 | switch (c) | |
11018 | { | |
119d663a NC |
11019 | case OPTION_CONSTRUCT_FLOATS: |
11020 | mips_disable_float_construction = 0; | |
11021 | break; | |
bdaaa2e1 | 11022 | |
119d663a NC |
11023 | case OPTION_NO_CONSTRUCT_FLOATS: |
11024 | mips_disable_float_construction = 1; | |
11025 | break; | |
bdaaa2e1 | 11026 | |
252b5132 RH |
11027 | case OPTION_TRAP: |
11028 | mips_trap = 1; | |
11029 | break; | |
11030 | ||
11031 | case OPTION_BREAK: | |
11032 | mips_trap = 0; | |
11033 | break; | |
11034 | ||
11035 | case OPTION_EB: | |
11036 | target_big_endian = 1; | |
11037 | break; | |
11038 | ||
11039 | case OPTION_EL: | |
11040 | target_big_endian = 0; | |
11041 | break; | |
11042 | ||
11043 | case 'O': | |
24471d42 | 11044 | if (arg && arg[0] == '0') |
252b5132 RH |
11045 | mips_optimize = 1; |
11046 | else | |
11047 | mips_optimize = 2; | |
11048 | break; | |
11049 | ||
11050 | case 'g': | |
11051 | if (arg == NULL) | |
11052 | mips_debug = 2; | |
11053 | else | |
11054 | mips_debug = atoi (arg); | |
252b5132 RH |
11055 | break; |
11056 | ||
11057 | case OPTION_MIPS1: | |
316f5878 | 11058 | file_mips_isa = ISA_MIPS1; |
252b5132 RH |
11059 | break; |
11060 | ||
11061 | case OPTION_MIPS2: | |
316f5878 | 11062 | file_mips_isa = ISA_MIPS2; |
252b5132 RH |
11063 | break; |
11064 | ||
11065 | case OPTION_MIPS3: | |
316f5878 | 11066 | file_mips_isa = ISA_MIPS3; |
252b5132 RH |
11067 | break; |
11068 | ||
11069 | case OPTION_MIPS4: | |
316f5878 | 11070 | file_mips_isa = ISA_MIPS4; |
e7af610e NC |
11071 | break; |
11072 | ||
84ea6cf2 | 11073 | case OPTION_MIPS5: |
316f5878 | 11074 | file_mips_isa = ISA_MIPS5; |
84ea6cf2 NC |
11075 | break; |
11076 | ||
e7af610e | 11077 | case OPTION_MIPS32: |
316f5878 | 11078 | file_mips_isa = ISA_MIPS32; |
252b5132 RH |
11079 | break; |
11080 | ||
af7ee8bf CD |
11081 | case OPTION_MIPS32R2: |
11082 | file_mips_isa = ISA_MIPS32R2; | |
11083 | break; | |
11084 | ||
5f74bc13 CD |
11085 | case OPTION_MIPS64R2: |
11086 | file_mips_isa = ISA_MIPS64R2; | |
11087 | break; | |
11088 | ||
84ea6cf2 | 11089 | case OPTION_MIPS64: |
316f5878 | 11090 | file_mips_isa = ISA_MIPS64; |
84ea6cf2 NC |
11091 | break; |
11092 | ||
ec68c924 | 11093 | case OPTION_MTUNE: |
316f5878 RS |
11094 | mips_set_option_string (&mips_tune_string, arg); |
11095 | break; | |
ec68c924 | 11096 | |
316f5878 RS |
11097 | case OPTION_MARCH: |
11098 | mips_set_option_string (&mips_arch_string, arg); | |
252b5132 RH |
11099 | break; |
11100 | ||
11101 | case OPTION_M4650: | |
316f5878 RS |
11102 | mips_set_option_string (&mips_arch_string, "4650"); |
11103 | mips_set_option_string (&mips_tune_string, "4650"); | |
252b5132 RH |
11104 | break; |
11105 | ||
11106 | case OPTION_NO_M4650: | |
11107 | break; | |
11108 | ||
11109 | case OPTION_M4010: | |
316f5878 RS |
11110 | mips_set_option_string (&mips_arch_string, "4010"); |
11111 | mips_set_option_string (&mips_tune_string, "4010"); | |
252b5132 RH |
11112 | break; |
11113 | ||
11114 | case OPTION_NO_M4010: | |
11115 | break; | |
11116 | ||
11117 | case OPTION_M4100: | |
316f5878 RS |
11118 | mips_set_option_string (&mips_arch_string, "4100"); |
11119 | mips_set_option_string (&mips_tune_string, "4100"); | |
252b5132 RH |
11120 | break; |
11121 | ||
11122 | case OPTION_NO_M4100: | |
11123 | break; | |
11124 | ||
252b5132 | 11125 | case OPTION_M3900: |
316f5878 RS |
11126 | mips_set_option_string (&mips_arch_string, "3900"); |
11127 | mips_set_option_string (&mips_tune_string, "3900"); | |
252b5132 | 11128 | break; |
bdaaa2e1 | 11129 | |
252b5132 RH |
11130 | case OPTION_NO_M3900: |
11131 | break; | |
11132 | ||
deec1734 CD |
11133 | case OPTION_MDMX: |
11134 | mips_opts.ase_mdmx = 1; | |
11135 | break; | |
11136 | ||
11137 | case OPTION_NO_MDMX: | |
11138 | mips_opts.ase_mdmx = 0; | |
11139 | break; | |
11140 | ||
74cd071d CF |
11141 | case OPTION_DSP: |
11142 | mips_opts.ase_dsp = 1; | |
8b082fb1 | 11143 | mips_opts.ase_dspr2 = 0; |
74cd071d CF |
11144 | break; |
11145 | ||
11146 | case OPTION_NO_DSP: | |
8b082fb1 TS |
11147 | mips_opts.ase_dsp = 0; |
11148 | mips_opts.ase_dspr2 = 0; | |
11149 | break; | |
11150 | ||
11151 | case OPTION_DSPR2: | |
11152 | mips_opts.ase_dspr2 = 1; | |
11153 | mips_opts.ase_dsp = 1; | |
11154 | break; | |
11155 | ||
11156 | case OPTION_NO_DSPR2: | |
11157 | mips_opts.ase_dspr2 = 0; | |
74cd071d CF |
11158 | mips_opts.ase_dsp = 0; |
11159 | break; | |
11160 | ||
ef2e4d86 CF |
11161 | case OPTION_MT: |
11162 | mips_opts.ase_mt = 1; | |
11163 | break; | |
11164 | ||
11165 | case OPTION_NO_MT: | |
11166 | mips_opts.ase_mt = 0; | |
11167 | break; | |
11168 | ||
252b5132 RH |
11169 | case OPTION_MIPS16: |
11170 | mips_opts.mips16 = 1; | |
7d10b47d | 11171 | mips_no_prev_insn (); |
252b5132 RH |
11172 | break; |
11173 | ||
11174 | case OPTION_NO_MIPS16: | |
11175 | mips_opts.mips16 = 0; | |
7d10b47d | 11176 | mips_no_prev_insn (); |
252b5132 RH |
11177 | break; |
11178 | ||
1f25f5d3 CD |
11179 | case OPTION_MIPS3D: |
11180 | mips_opts.ase_mips3d = 1; | |
11181 | break; | |
11182 | ||
11183 | case OPTION_NO_MIPS3D: | |
11184 | mips_opts.ase_mips3d = 0; | |
11185 | break; | |
11186 | ||
e16bfa71 TS |
11187 | case OPTION_SMARTMIPS: |
11188 | mips_opts.ase_smartmips = 1; | |
11189 | break; | |
11190 | ||
11191 | case OPTION_NO_SMARTMIPS: | |
11192 | mips_opts.ase_smartmips = 0; | |
11193 | break; | |
11194 | ||
d766e8ec RS |
11195 | case OPTION_FIX_VR4120: |
11196 | mips_fix_vr4120 = 1; | |
60b63b72 RS |
11197 | break; |
11198 | ||
d766e8ec RS |
11199 | case OPTION_NO_FIX_VR4120: |
11200 | mips_fix_vr4120 = 0; | |
60b63b72 RS |
11201 | break; |
11202 | ||
7d8e00cf RS |
11203 | case OPTION_FIX_VR4130: |
11204 | mips_fix_vr4130 = 1; | |
11205 | break; | |
11206 | ||
11207 | case OPTION_NO_FIX_VR4130: | |
11208 | mips_fix_vr4130 = 0; | |
11209 | break; | |
11210 | ||
4a6a3df4 AO |
11211 | case OPTION_RELAX_BRANCH: |
11212 | mips_relax_branch = 1; | |
11213 | break; | |
11214 | ||
11215 | case OPTION_NO_RELAX_BRANCH: | |
11216 | mips_relax_branch = 0; | |
11217 | break; | |
11218 | ||
aa6975fb ILT |
11219 | case OPTION_MSHARED: |
11220 | mips_in_shared = TRUE; | |
11221 | break; | |
11222 | ||
11223 | case OPTION_MNO_SHARED: | |
11224 | mips_in_shared = FALSE; | |
11225 | break; | |
11226 | ||
aed1a261 RS |
11227 | case OPTION_MSYM32: |
11228 | mips_opts.sym32 = TRUE; | |
11229 | break; | |
11230 | ||
11231 | case OPTION_MNO_SYM32: | |
11232 | mips_opts.sym32 = FALSE; | |
11233 | break; | |
11234 | ||
0f074f60 | 11235 | #ifdef OBJ_ELF |
252b5132 RH |
11236 | /* When generating ELF code, we permit -KPIC and -call_shared to |
11237 | select SVR4_PIC, and -non_shared to select no PIC. This is | |
11238 | intended to be compatible with Irix 5. */ | |
11239 | case OPTION_CALL_SHARED: | |
f43abd2b | 11240 | if (!IS_ELF) |
252b5132 RH |
11241 | { |
11242 | as_bad (_("-call_shared is supported only for ELF format")); | |
11243 | return 0; | |
11244 | } | |
11245 | mips_pic = SVR4_PIC; | |
143d77c5 | 11246 | mips_abicalls = TRUE; |
252b5132 RH |
11247 | break; |
11248 | ||
11249 | case OPTION_NON_SHARED: | |
f43abd2b | 11250 | if (!IS_ELF) |
252b5132 RH |
11251 | { |
11252 | as_bad (_("-non_shared is supported only for ELF format")); | |
11253 | return 0; | |
11254 | } | |
11255 | mips_pic = NO_PIC; | |
143d77c5 | 11256 | mips_abicalls = FALSE; |
252b5132 RH |
11257 | break; |
11258 | ||
44075ae2 TS |
11259 | /* The -xgot option tells the assembler to use 32 bit offsets |
11260 | when accessing the got in SVR4_PIC mode. It is for Irix | |
252b5132 RH |
11261 | compatibility. */ |
11262 | case OPTION_XGOT: | |
11263 | mips_big_got = 1; | |
11264 | break; | |
0f074f60 | 11265 | #endif /* OBJ_ELF */ |
252b5132 RH |
11266 | |
11267 | case 'G': | |
6caf9ef4 TS |
11268 | g_switch_value = atoi (arg); |
11269 | g_switch_seen = 1; | |
252b5132 RH |
11270 | break; |
11271 | ||
0f074f60 | 11272 | #ifdef OBJ_ELF |
34ba82a8 TS |
11273 | /* The -32, -n32 and -64 options are shortcuts for -mabi=32, -mabi=n32 |
11274 | and -mabi=64. */ | |
252b5132 | 11275 | case OPTION_32: |
f43abd2b | 11276 | if (!IS_ELF) |
34ba82a8 TS |
11277 | { |
11278 | as_bad (_("-32 is supported for ELF format only")); | |
11279 | return 0; | |
11280 | } | |
316f5878 | 11281 | mips_abi = O32_ABI; |
252b5132 RH |
11282 | break; |
11283 | ||
e013f690 | 11284 | case OPTION_N32: |
f43abd2b | 11285 | if (!IS_ELF) |
34ba82a8 TS |
11286 | { |
11287 | as_bad (_("-n32 is supported for ELF format only")); | |
11288 | return 0; | |
11289 | } | |
316f5878 | 11290 | mips_abi = N32_ABI; |
e013f690 | 11291 | break; |
252b5132 | 11292 | |
e013f690 | 11293 | case OPTION_64: |
f43abd2b | 11294 | if (!IS_ELF) |
34ba82a8 TS |
11295 | { |
11296 | as_bad (_("-64 is supported for ELF format only")); | |
11297 | return 0; | |
11298 | } | |
316f5878 | 11299 | mips_abi = N64_ABI; |
f43abd2b | 11300 | if (!support_64bit_objects()) |
e013f690 | 11301 | as_fatal (_("No compiled in support for 64 bit object file format")); |
252b5132 | 11302 | break; |
ae948b86 | 11303 | #endif /* OBJ_ELF */ |
252b5132 | 11304 | |
c97ef257 | 11305 | case OPTION_GP32: |
a325df1d | 11306 | file_mips_gp32 = 1; |
c97ef257 AH |
11307 | break; |
11308 | ||
11309 | case OPTION_GP64: | |
a325df1d | 11310 | file_mips_gp32 = 0; |
c97ef257 | 11311 | break; |
252b5132 | 11312 | |
ca4e0257 | 11313 | case OPTION_FP32: |
a325df1d | 11314 | file_mips_fp32 = 1; |
316f5878 RS |
11315 | break; |
11316 | ||
11317 | case OPTION_FP64: | |
11318 | file_mips_fp32 = 0; | |
ca4e0257 RS |
11319 | break; |
11320 | ||
ae948b86 | 11321 | #ifdef OBJ_ELF |
252b5132 | 11322 | case OPTION_MABI: |
f43abd2b | 11323 | if (!IS_ELF) |
34ba82a8 TS |
11324 | { |
11325 | as_bad (_("-mabi is supported for ELF format only")); | |
11326 | return 0; | |
11327 | } | |
e013f690 | 11328 | if (strcmp (arg, "32") == 0) |
316f5878 | 11329 | mips_abi = O32_ABI; |
e013f690 | 11330 | else if (strcmp (arg, "o64") == 0) |
316f5878 | 11331 | mips_abi = O64_ABI; |
e013f690 | 11332 | else if (strcmp (arg, "n32") == 0) |
316f5878 | 11333 | mips_abi = N32_ABI; |
e013f690 TS |
11334 | else if (strcmp (arg, "64") == 0) |
11335 | { | |
316f5878 | 11336 | mips_abi = N64_ABI; |
e013f690 TS |
11337 | if (! support_64bit_objects()) |
11338 | as_fatal (_("No compiled in support for 64 bit object file " | |
11339 | "format")); | |
11340 | } | |
11341 | else if (strcmp (arg, "eabi") == 0) | |
316f5878 | 11342 | mips_abi = EABI_ABI; |
e013f690 | 11343 | else |
da0e507f TS |
11344 | { |
11345 | as_fatal (_("invalid abi -mabi=%s"), arg); | |
11346 | return 0; | |
11347 | } | |
252b5132 | 11348 | break; |
e013f690 | 11349 | #endif /* OBJ_ELF */ |
252b5132 | 11350 | |
6b76fefe | 11351 | case OPTION_M7000_HILO_FIX: |
b34976b6 | 11352 | mips_7000_hilo_fix = TRUE; |
6b76fefe CM |
11353 | break; |
11354 | ||
9ee72ff1 | 11355 | case OPTION_MNO_7000_HILO_FIX: |
b34976b6 | 11356 | mips_7000_hilo_fix = FALSE; |
6b76fefe CM |
11357 | break; |
11358 | ||
ecb4347a DJ |
11359 | #ifdef OBJ_ELF |
11360 | case OPTION_MDEBUG: | |
b34976b6 | 11361 | mips_flag_mdebug = TRUE; |
ecb4347a DJ |
11362 | break; |
11363 | ||
11364 | case OPTION_NO_MDEBUG: | |
b34976b6 | 11365 | mips_flag_mdebug = FALSE; |
ecb4347a | 11366 | break; |
dcd410fe RO |
11367 | |
11368 | case OPTION_PDR: | |
11369 | mips_flag_pdr = TRUE; | |
11370 | break; | |
11371 | ||
11372 | case OPTION_NO_PDR: | |
11373 | mips_flag_pdr = FALSE; | |
11374 | break; | |
0a44bf69 RS |
11375 | |
11376 | case OPTION_MVXWORKS_PIC: | |
11377 | mips_pic = VXWORKS_PIC; | |
11378 | break; | |
ecb4347a DJ |
11379 | #endif /* OBJ_ELF */ |
11380 | ||
252b5132 RH |
11381 | default: |
11382 | return 0; | |
11383 | } | |
11384 | ||
11385 | return 1; | |
11386 | } | |
316f5878 RS |
11387 | \f |
11388 | /* Set up globals to generate code for the ISA or processor | |
11389 | described by INFO. */ | |
252b5132 | 11390 | |
252b5132 | 11391 | static void |
17a2f251 | 11392 | mips_set_architecture (const struct mips_cpu_info *info) |
252b5132 | 11393 | { |
316f5878 | 11394 | if (info != 0) |
252b5132 | 11395 | { |
fef14a42 TS |
11396 | file_mips_arch = info->cpu; |
11397 | mips_opts.arch = info->cpu; | |
316f5878 | 11398 | mips_opts.isa = info->isa; |
252b5132 | 11399 | } |
252b5132 RH |
11400 | } |
11401 | ||
252b5132 | 11402 | |
316f5878 | 11403 | /* Likewise for tuning. */ |
252b5132 | 11404 | |
316f5878 | 11405 | static void |
17a2f251 | 11406 | mips_set_tune (const struct mips_cpu_info *info) |
316f5878 RS |
11407 | { |
11408 | if (info != 0) | |
fef14a42 | 11409 | mips_tune = info->cpu; |
316f5878 | 11410 | } |
80cc45a5 | 11411 | |
34ba82a8 | 11412 | |
252b5132 | 11413 | void |
17a2f251 | 11414 | mips_after_parse_args (void) |
e9670677 | 11415 | { |
fef14a42 TS |
11416 | const struct mips_cpu_info *arch_info = 0; |
11417 | const struct mips_cpu_info *tune_info = 0; | |
11418 | ||
e9670677 | 11419 | /* GP relative stuff not working for PE */ |
6caf9ef4 | 11420 | if (strncmp (TARGET_OS, "pe", 2) == 0) |
e9670677 | 11421 | { |
6caf9ef4 | 11422 | if (g_switch_seen && g_switch_value != 0) |
e9670677 MR |
11423 | as_bad (_("-G not supported in this configuration.")); |
11424 | g_switch_value = 0; | |
11425 | } | |
11426 | ||
cac012d6 AO |
11427 | if (mips_abi == NO_ABI) |
11428 | mips_abi = MIPS_DEFAULT_ABI; | |
11429 | ||
22923709 RS |
11430 | /* The following code determines the architecture and register size. |
11431 | Similar code was added to GCC 3.3 (see override_options() in | |
11432 | config/mips/mips.c). The GAS and GCC code should be kept in sync | |
11433 | as much as possible. */ | |
e9670677 | 11434 | |
316f5878 | 11435 | if (mips_arch_string != 0) |
fef14a42 | 11436 | arch_info = mips_parse_cpu ("-march", mips_arch_string); |
e9670677 | 11437 | |
316f5878 | 11438 | if (file_mips_isa != ISA_UNKNOWN) |
e9670677 | 11439 | { |
316f5878 | 11440 | /* Handle -mipsN. At this point, file_mips_isa contains the |
fef14a42 | 11441 | ISA level specified by -mipsN, while arch_info->isa contains |
316f5878 | 11442 | the -march selection (if any). */ |
fef14a42 | 11443 | if (arch_info != 0) |
e9670677 | 11444 | { |
316f5878 RS |
11445 | /* -march takes precedence over -mipsN, since it is more descriptive. |
11446 | There's no harm in specifying both as long as the ISA levels | |
11447 | are the same. */ | |
fef14a42 | 11448 | if (file_mips_isa != arch_info->isa) |
316f5878 RS |
11449 | as_bad (_("-%s conflicts with the other architecture options, which imply -%s"), |
11450 | mips_cpu_info_from_isa (file_mips_isa)->name, | |
fef14a42 | 11451 | mips_cpu_info_from_isa (arch_info->isa)->name); |
e9670677 | 11452 | } |
316f5878 | 11453 | else |
fef14a42 | 11454 | arch_info = mips_cpu_info_from_isa (file_mips_isa); |
e9670677 MR |
11455 | } |
11456 | ||
fef14a42 TS |
11457 | if (arch_info == 0) |
11458 | arch_info = mips_parse_cpu ("default CPU", MIPS_CPU_STRING_DEFAULT); | |
e9670677 | 11459 | |
fef14a42 | 11460 | if (ABI_NEEDS_64BIT_REGS (mips_abi) && !ISA_HAS_64BIT_REGS (arch_info->isa)) |
316f5878 | 11461 | as_bad ("-march=%s is not compatible with the selected ABI", |
fef14a42 TS |
11462 | arch_info->name); |
11463 | ||
11464 | mips_set_architecture (arch_info); | |
11465 | ||
11466 | /* Optimize for file_mips_arch, unless -mtune selects a different processor. */ | |
11467 | if (mips_tune_string != 0) | |
11468 | tune_info = mips_parse_cpu ("-mtune", mips_tune_string); | |
e9670677 | 11469 | |
fef14a42 TS |
11470 | if (tune_info == 0) |
11471 | mips_set_tune (arch_info); | |
11472 | else | |
11473 | mips_set_tune (tune_info); | |
e9670677 | 11474 | |
316f5878 | 11475 | if (file_mips_gp32 >= 0) |
e9670677 | 11476 | { |
316f5878 RS |
11477 | /* The user specified the size of the integer registers. Make sure |
11478 | it agrees with the ABI and ISA. */ | |
11479 | if (file_mips_gp32 == 0 && !ISA_HAS_64BIT_REGS (mips_opts.isa)) | |
11480 | as_bad (_("-mgp64 used with a 32-bit processor")); | |
11481 | else if (file_mips_gp32 == 1 && ABI_NEEDS_64BIT_REGS (mips_abi)) | |
11482 | as_bad (_("-mgp32 used with a 64-bit ABI")); | |
11483 | else if (file_mips_gp32 == 0 && ABI_NEEDS_32BIT_REGS (mips_abi)) | |
11484 | as_bad (_("-mgp64 used with a 32-bit ABI")); | |
e9670677 MR |
11485 | } |
11486 | else | |
11487 | { | |
316f5878 RS |
11488 | /* Infer the integer register size from the ABI and processor. |
11489 | Restrict ourselves to 32-bit registers if that's all the | |
11490 | processor has, or if the ABI cannot handle 64-bit registers. */ | |
11491 | file_mips_gp32 = (ABI_NEEDS_32BIT_REGS (mips_abi) | |
11492 | || !ISA_HAS_64BIT_REGS (mips_opts.isa)); | |
e9670677 MR |
11493 | } |
11494 | ||
ad3fea08 TS |
11495 | switch (file_mips_fp32) |
11496 | { | |
11497 | default: | |
11498 | case -1: | |
11499 | /* No user specified float register size. | |
11500 | ??? GAS treats single-float processors as though they had 64-bit | |
11501 | float registers (although it complains when double-precision | |
11502 | instructions are used). As things stand, saying they have 32-bit | |
11503 | registers would lead to spurious "register must be even" messages. | |
11504 | So here we assume float registers are never smaller than the | |
11505 | integer ones. */ | |
11506 | if (file_mips_gp32 == 0) | |
11507 | /* 64-bit integer registers implies 64-bit float registers. */ | |
11508 | file_mips_fp32 = 0; | |
11509 | else if ((mips_opts.ase_mips3d > 0 || mips_opts.ase_mdmx > 0) | |
11510 | && ISA_HAS_64BIT_FPRS (mips_opts.isa)) | |
11511 | /* -mips3d and -mdmx imply 64-bit float registers, if possible. */ | |
11512 | file_mips_fp32 = 0; | |
11513 | else | |
11514 | /* 32-bit float registers. */ | |
11515 | file_mips_fp32 = 1; | |
11516 | break; | |
11517 | ||
11518 | /* The user specified the size of the float registers. Check if it | |
11519 | agrees with the ABI and ISA. */ | |
11520 | case 0: | |
11521 | if (!ISA_HAS_64BIT_FPRS (mips_opts.isa)) | |
11522 | as_bad (_("-mfp64 used with a 32-bit fpu")); | |
11523 | else if (ABI_NEEDS_32BIT_REGS (mips_abi) | |
11524 | && !ISA_HAS_MXHC1 (mips_opts.isa)) | |
11525 | as_warn (_("-mfp64 used with a 32-bit ABI")); | |
11526 | break; | |
11527 | case 1: | |
11528 | if (ABI_NEEDS_64BIT_REGS (mips_abi)) | |
11529 | as_warn (_("-mfp32 used with a 64-bit ABI")); | |
11530 | break; | |
11531 | } | |
e9670677 | 11532 | |
316f5878 | 11533 | /* End of GCC-shared inference code. */ |
e9670677 | 11534 | |
17a2f251 TS |
11535 | /* This flag is set when we have a 64-bit capable CPU but use only |
11536 | 32-bit wide registers. Note that EABI does not use it. */ | |
11537 | if (ISA_HAS_64BIT_REGS (mips_opts.isa) | |
11538 | && ((mips_abi == NO_ABI && file_mips_gp32 == 1) | |
11539 | || mips_abi == O32_ABI)) | |
316f5878 | 11540 | mips_32bitmode = 1; |
e9670677 MR |
11541 | |
11542 | if (mips_opts.isa == ISA_MIPS1 && mips_trap) | |
11543 | as_bad (_("trap exception not supported at ISA 1")); | |
11544 | ||
e9670677 MR |
11545 | /* If the selected architecture includes support for ASEs, enable |
11546 | generation of code for them. */ | |
a4672219 | 11547 | if (mips_opts.mips16 == -1) |
fef14a42 | 11548 | mips_opts.mips16 = (CPU_HAS_MIPS16 (file_mips_arch)) ? 1 : 0; |
ffdefa66 | 11549 | if (mips_opts.ase_mips3d == -1) |
65263ce3 | 11550 | mips_opts.ase_mips3d = ((arch_info->flags & MIPS_CPU_ASE_MIPS3D) |
ad3fea08 TS |
11551 | && file_mips_fp32 == 0) ? 1 : 0; |
11552 | if (mips_opts.ase_mips3d && file_mips_fp32 == 1) | |
11553 | as_bad (_("-mfp32 used with -mips3d")); | |
11554 | ||
ffdefa66 | 11555 | if (mips_opts.ase_mdmx == -1) |
65263ce3 | 11556 | mips_opts.ase_mdmx = ((arch_info->flags & MIPS_CPU_ASE_MDMX) |
ad3fea08 TS |
11557 | && file_mips_fp32 == 0) ? 1 : 0; |
11558 | if (mips_opts.ase_mdmx && file_mips_fp32 == 1) | |
11559 | as_bad (_("-mfp32 used with -mdmx")); | |
11560 | ||
11561 | if (mips_opts.ase_smartmips == -1) | |
11562 | mips_opts.ase_smartmips = (arch_info->flags & MIPS_CPU_ASE_SMARTMIPS) ? 1 : 0; | |
11563 | if (mips_opts.ase_smartmips && !ISA_SUPPORTS_SMARTMIPS) | |
11564 | as_warn ("%s ISA does not support SmartMIPS", | |
11565 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
11566 | ||
74cd071d | 11567 | if (mips_opts.ase_dsp == -1) |
ad3fea08 TS |
11568 | mips_opts.ase_dsp = (arch_info->flags & MIPS_CPU_ASE_DSP) ? 1 : 0; |
11569 | if (mips_opts.ase_dsp && !ISA_SUPPORTS_DSP_ASE) | |
11570 | as_warn ("%s ISA does not support DSP ASE", | |
11571 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
11572 | ||
8b082fb1 TS |
11573 | if (mips_opts.ase_dspr2 == -1) |
11574 | { | |
11575 | mips_opts.ase_dspr2 = (arch_info->flags & MIPS_CPU_ASE_DSPR2) ? 1 : 0; | |
11576 | mips_opts.ase_dsp = (arch_info->flags & MIPS_CPU_ASE_DSP) ? 1 : 0; | |
11577 | } | |
11578 | if (mips_opts.ase_dspr2 && !ISA_SUPPORTS_DSPR2_ASE) | |
11579 | as_warn ("%s ISA does not support DSP R2 ASE", | |
11580 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
11581 | ||
ef2e4d86 | 11582 | if (mips_opts.ase_mt == -1) |
ad3fea08 TS |
11583 | mips_opts.ase_mt = (arch_info->flags & MIPS_CPU_ASE_MT) ? 1 : 0; |
11584 | if (mips_opts.ase_mt && !ISA_SUPPORTS_MT_ASE) | |
8b082fb1 | 11585 | as_warn ("%s ISA does not support MT ASE", |
ad3fea08 | 11586 | mips_cpu_info_from_isa (mips_opts.isa)->name); |
e9670677 | 11587 | |
e9670677 | 11588 | file_mips_isa = mips_opts.isa; |
a4672219 | 11589 | file_ase_mips16 = mips_opts.mips16; |
e9670677 MR |
11590 | file_ase_mips3d = mips_opts.ase_mips3d; |
11591 | file_ase_mdmx = mips_opts.ase_mdmx; | |
e16bfa71 | 11592 | file_ase_smartmips = mips_opts.ase_smartmips; |
74cd071d | 11593 | file_ase_dsp = mips_opts.ase_dsp; |
8b082fb1 | 11594 | file_ase_dspr2 = mips_opts.ase_dspr2; |
ef2e4d86 | 11595 | file_ase_mt = mips_opts.ase_mt; |
e9670677 MR |
11596 | mips_opts.gp32 = file_mips_gp32; |
11597 | mips_opts.fp32 = file_mips_fp32; | |
11598 | ||
ecb4347a DJ |
11599 | if (mips_flag_mdebug < 0) |
11600 | { | |
11601 | #ifdef OBJ_MAYBE_ECOFF | |
11602 | if (OUTPUT_FLAVOR == bfd_target_ecoff_flavour) | |
11603 | mips_flag_mdebug = 1; | |
11604 | else | |
11605 | #endif /* OBJ_MAYBE_ECOFF */ | |
11606 | mips_flag_mdebug = 0; | |
11607 | } | |
e9670677 MR |
11608 | } |
11609 | \f | |
11610 | void | |
17a2f251 | 11611 | mips_init_after_args (void) |
252b5132 RH |
11612 | { |
11613 | /* initialize opcodes */ | |
11614 | bfd_mips_num_opcodes = bfd_mips_num_builtin_opcodes; | |
beae10d5 | 11615 | mips_opcodes = (struct mips_opcode *) mips_builtin_opcodes; |
252b5132 RH |
11616 | } |
11617 | ||
11618 | long | |
17a2f251 | 11619 | md_pcrel_from (fixS *fixP) |
252b5132 | 11620 | { |
a7ebbfdf TS |
11621 | valueT addr = fixP->fx_where + fixP->fx_frag->fr_address; |
11622 | switch (fixP->fx_r_type) | |
11623 | { | |
11624 | case BFD_RELOC_16_PCREL_S2: | |
11625 | case BFD_RELOC_MIPS_JMP: | |
11626 | /* Return the address of the delay slot. */ | |
11627 | return addr + 4; | |
11628 | default: | |
58ea3d6a | 11629 | /* We have no relocation type for PC relative MIPS16 instructions. */ |
64817874 TS |
11630 | if (fixP->fx_addsy && S_GET_SEGMENT (fixP->fx_addsy) != now_seg) |
11631 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
11632 | _("PC relative MIPS16 instruction references a different section")); | |
a7ebbfdf TS |
11633 | return addr; |
11634 | } | |
252b5132 RH |
11635 | } |
11636 | ||
252b5132 RH |
11637 | /* This is called before the symbol table is processed. In order to |
11638 | work with gcc when using mips-tfile, we must keep all local labels. | |
11639 | However, in other cases, we want to discard them. If we were | |
11640 | called with -g, but we didn't see any debugging information, it may | |
11641 | mean that gcc is smuggling debugging information through to | |
11642 | mips-tfile, in which case we must generate all local labels. */ | |
11643 | ||
11644 | void | |
17a2f251 | 11645 | mips_frob_file_before_adjust (void) |
252b5132 RH |
11646 | { |
11647 | #ifndef NO_ECOFF_DEBUGGING | |
11648 | if (ECOFF_DEBUGGING | |
11649 | && mips_debug != 0 | |
11650 | && ! ecoff_debugging_seen) | |
11651 | flag_keep_locals = 1; | |
11652 | #endif | |
11653 | } | |
11654 | ||
3b91255e | 11655 | /* Sort any unmatched HI16 and GOT16 relocs so that they immediately precede |
55cf6793 | 11656 | the corresponding LO16 reloc. This is called before md_apply_fix and |
3b91255e RS |
11657 | tc_gen_reloc. Unmatched relocs can only be generated by use of explicit |
11658 | relocation operators. | |
11659 | ||
11660 | For our purposes, a %lo() expression matches a %got() or %hi() | |
11661 | expression if: | |
11662 | ||
11663 | (a) it refers to the same symbol; and | |
11664 | (b) the offset applied in the %lo() expression is no lower than | |
11665 | the offset applied in the %got() or %hi(). | |
11666 | ||
11667 | (b) allows us to cope with code like: | |
11668 | ||
11669 | lui $4,%hi(foo) | |
11670 | lh $4,%lo(foo+2)($4) | |
11671 | ||
11672 | ...which is legal on RELA targets, and has a well-defined behaviour | |
11673 | if the user knows that adding 2 to "foo" will not induce a carry to | |
11674 | the high 16 bits. | |
11675 | ||
11676 | When several %lo()s match a particular %got() or %hi(), we use the | |
11677 | following rules to distinguish them: | |
11678 | ||
11679 | (1) %lo()s with smaller offsets are a better match than %lo()s with | |
11680 | higher offsets. | |
11681 | ||
11682 | (2) %lo()s with no matching %got() or %hi() are better than those | |
11683 | that already have a matching %got() or %hi(). | |
11684 | ||
11685 | (3) later %lo()s are better than earlier %lo()s. | |
11686 | ||
11687 | These rules are applied in order. | |
11688 | ||
11689 | (1) means, among other things, that %lo()s with identical offsets are | |
11690 | chosen if they exist. | |
11691 | ||
11692 | (2) means that we won't associate several high-part relocations with | |
11693 | the same low-part relocation unless there's no alternative. Having | |
11694 | several high parts for the same low part is a GNU extension; this rule | |
11695 | allows careful users to avoid it. | |
11696 | ||
11697 | (3) is purely cosmetic. mips_hi_fixup_list is is in reverse order, | |
11698 | with the last high-part relocation being at the front of the list. | |
11699 | It therefore makes sense to choose the last matching low-part | |
11700 | relocation, all other things being equal. It's also easier | |
11701 | to code that way. */ | |
252b5132 RH |
11702 | |
11703 | void | |
17a2f251 | 11704 | mips_frob_file (void) |
252b5132 RH |
11705 | { |
11706 | struct mips_hi_fixup *l; | |
11707 | ||
11708 | for (l = mips_hi_fixup_list; l != NULL; l = l->next) | |
11709 | { | |
11710 | segment_info_type *seginfo; | |
3b91255e RS |
11711 | bfd_boolean matched_lo_p; |
11712 | fixS **hi_pos, **lo_pos, **pos; | |
252b5132 | 11713 | |
5919d012 | 11714 | assert (reloc_needs_lo_p (l->fixp->fx_r_type)); |
252b5132 | 11715 | |
5919d012 RS |
11716 | /* If a GOT16 relocation turns out to be against a global symbol, |
11717 | there isn't supposed to be a matching LO. */ | |
11718 | if (l->fixp->fx_r_type == BFD_RELOC_MIPS_GOT16 | |
11719 | && !pic_need_relax (l->fixp->fx_addsy, l->seg)) | |
11720 | continue; | |
11721 | ||
11722 | /* Check quickly whether the next fixup happens to be a matching %lo. */ | |
11723 | if (fixup_has_matching_lo_p (l->fixp)) | |
252b5132 RH |
11724 | continue; |
11725 | ||
252b5132 | 11726 | seginfo = seg_info (l->seg); |
252b5132 | 11727 | |
3b91255e RS |
11728 | /* Set HI_POS to the position of this relocation in the chain. |
11729 | Set LO_POS to the position of the chosen low-part relocation. | |
11730 | MATCHED_LO_P is true on entry to the loop if *POS is a low-part | |
11731 | relocation that matches an immediately-preceding high-part | |
11732 | relocation. */ | |
11733 | hi_pos = NULL; | |
11734 | lo_pos = NULL; | |
11735 | matched_lo_p = FALSE; | |
11736 | for (pos = &seginfo->fix_root; *pos != NULL; pos = &(*pos)->fx_next) | |
11737 | { | |
11738 | if (*pos == l->fixp) | |
11739 | hi_pos = pos; | |
11740 | ||
704803a9 MR |
11741 | if (((*pos)->fx_r_type == BFD_RELOC_LO16 |
11742 | || (*pos)->fx_r_type == BFD_RELOC_MIPS16_LO16) | |
3b91255e RS |
11743 | && (*pos)->fx_addsy == l->fixp->fx_addsy |
11744 | && (*pos)->fx_offset >= l->fixp->fx_offset | |
11745 | && (lo_pos == NULL | |
11746 | || (*pos)->fx_offset < (*lo_pos)->fx_offset | |
11747 | || (!matched_lo_p | |
11748 | && (*pos)->fx_offset == (*lo_pos)->fx_offset))) | |
11749 | lo_pos = pos; | |
11750 | ||
11751 | matched_lo_p = (reloc_needs_lo_p ((*pos)->fx_r_type) | |
11752 | && fixup_has_matching_lo_p (*pos)); | |
11753 | } | |
11754 | ||
11755 | /* If we found a match, remove the high-part relocation from its | |
11756 | current position and insert it before the low-part relocation. | |
11757 | Make the offsets match so that fixup_has_matching_lo_p() | |
11758 | will return true. | |
11759 | ||
11760 | We don't warn about unmatched high-part relocations since some | |
11761 | versions of gcc have been known to emit dead "lui ...%hi(...)" | |
11762 | instructions. */ | |
11763 | if (lo_pos != NULL) | |
11764 | { | |
11765 | l->fixp->fx_offset = (*lo_pos)->fx_offset; | |
11766 | if (l->fixp->fx_next != *lo_pos) | |
252b5132 | 11767 | { |
3b91255e RS |
11768 | *hi_pos = l->fixp->fx_next; |
11769 | l->fixp->fx_next = *lo_pos; | |
11770 | *lo_pos = l->fixp; | |
252b5132 | 11771 | } |
252b5132 RH |
11772 | } |
11773 | } | |
11774 | } | |
11775 | ||
3e722fb5 | 11776 | /* We may have combined relocations without symbols in the N32/N64 ABI. |
f6688943 | 11777 | We have to prevent gas from dropping them. */ |
252b5132 | 11778 | |
252b5132 | 11779 | int |
17a2f251 | 11780 | mips_force_relocation (fixS *fixp) |
252b5132 | 11781 | { |
ae6063d4 | 11782 | if (generic_force_reloc (fixp)) |
252b5132 RH |
11783 | return 1; |
11784 | ||
f6688943 TS |
11785 | if (HAVE_NEWABI |
11786 | && S_GET_SEGMENT (fixp->fx_addsy) == bfd_abs_section_ptr | |
11787 | && (fixp->fx_r_type == BFD_RELOC_MIPS_SUB | |
11788 | || fixp->fx_r_type == BFD_RELOC_HI16_S | |
11789 | || fixp->fx_r_type == BFD_RELOC_LO16)) | |
11790 | return 1; | |
11791 | ||
3e722fb5 | 11792 | return 0; |
252b5132 RH |
11793 | } |
11794 | ||
11795 | /* Apply a fixup to the object file. */ | |
11796 | ||
94f592af | 11797 | void |
55cf6793 | 11798 | md_apply_fix (fixS *fixP, valueT *valP, segT seg ATTRIBUTE_UNUSED) |
252b5132 | 11799 | { |
874e8986 | 11800 | bfd_byte *buf; |
98aa84af | 11801 | long insn; |
a7ebbfdf | 11802 | reloc_howto_type *howto; |
252b5132 | 11803 | |
a7ebbfdf TS |
11804 | /* We ignore generic BFD relocations we don't know about. */ |
11805 | howto = bfd_reloc_type_lookup (stdoutput, fixP->fx_r_type); | |
11806 | if (! howto) | |
11807 | return; | |
65551fa4 | 11808 | |
252b5132 RH |
11809 | assert (fixP->fx_size == 4 |
11810 | || fixP->fx_r_type == BFD_RELOC_16 | |
11811 | || fixP->fx_r_type == BFD_RELOC_64 | |
f6688943 TS |
11812 | || fixP->fx_r_type == BFD_RELOC_CTOR |
11813 | || fixP->fx_r_type == BFD_RELOC_MIPS_SUB | |
252b5132 | 11814 | || fixP->fx_r_type == BFD_RELOC_VTABLE_INHERIT |
a7ebbfdf | 11815 | || fixP->fx_r_type == BFD_RELOC_VTABLE_ENTRY); |
252b5132 | 11816 | |
a7ebbfdf | 11817 | buf = (bfd_byte *) (fixP->fx_frag->fr_literal + fixP->fx_where); |
252b5132 | 11818 | |
3994f87e | 11819 | assert (!fixP->fx_pcrel || fixP->fx_r_type == BFD_RELOC_16_PCREL_S2); |
b1dca8ee RS |
11820 | |
11821 | /* Don't treat parts of a composite relocation as done. There are two | |
11822 | reasons for this: | |
11823 | ||
11824 | (1) The second and third parts will be against 0 (RSS_UNDEF) but | |
11825 | should nevertheless be emitted if the first part is. | |
11826 | ||
11827 | (2) In normal usage, composite relocations are never assembly-time | |
11828 | constants. The easiest way of dealing with the pathological | |
11829 | exceptions is to generate a relocation against STN_UNDEF and | |
11830 | leave everything up to the linker. */ | |
3994f87e | 11831 | if (fixP->fx_addsy == NULL && !fixP->fx_pcrel && fixP->fx_tcbit == 0) |
252b5132 RH |
11832 | fixP->fx_done = 1; |
11833 | ||
11834 | switch (fixP->fx_r_type) | |
11835 | { | |
3f98094e DJ |
11836 | case BFD_RELOC_MIPS_TLS_GD: |
11837 | case BFD_RELOC_MIPS_TLS_LDM: | |
11838 | case BFD_RELOC_MIPS_TLS_DTPREL_HI16: | |
11839 | case BFD_RELOC_MIPS_TLS_DTPREL_LO16: | |
11840 | case BFD_RELOC_MIPS_TLS_GOTTPREL: | |
11841 | case BFD_RELOC_MIPS_TLS_TPREL_HI16: | |
11842 | case BFD_RELOC_MIPS_TLS_TPREL_LO16: | |
11843 | S_SET_THREAD_LOCAL (fixP->fx_addsy); | |
11844 | /* fall through */ | |
11845 | ||
252b5132 | 11846 | case BFD_RELOC_MIPS_JMP: |
e369bcce TS |
11847 | case BFD_RELOC_MIPS_SHIFT5: |
11848 | case BFD_RELOC_MIPS_SHIFT6: | |
11849 | case BFD_RELOC_MIPS_GOT_DISP: | |
11850 | case BFD_RELOC_MIPS_GOT_PAGE: | |
11851 | case BFD_RELOC_MIPS_GOT_OFST: | |
11852 | case BFD_RELOC_MIPS_SUB: | |
11853 | case BFD_RELOC_MIPS_INSERT_A: | |
11854 | case BFD_RELOC_MIPS_INSERT_B: | |
11855 | case BFD_RELOC_MIPS_DELETE: | |
11856 | case BFD_RELOC_MIPS_HIGHEST: | |
11857 | case BFD_RELOC_MIPS_HIGHER: | |
11858 | case BFD_RELOC_MIPS_SCN_DISP: | |
11859 | case BFD_RELOC_MIPS_REL16: | |
11860 | case BFD_RELOC_MIPS_RELGOT: | |
11861 | case BFD_RELOC_MIPS_JALR: | |
252b5132 RH |
11862 | case BFD_RELOC_HI16: |
11863 | case BFD_RELOC_HI16_S: | |
cdf6fd85 | 11864 | case BFD_RELOC_GPREL16: |
252b5132 RH |
11865 | case BFD_RELOC_MIPS_LITERAL: |
11866 | case BFD_RELOC_MIPS_CALL16: | |
11867 | case BFD_RELOC_MIPS_GOT16: | |
cdf6fd85 | 11868 | case BFD_RELOC_GPREL32: |
252b5132 RH |
11869 | case BFD_RELOC_MIPS_GOT_HI16: |
11870 | case BFD_RELOC_MIPS_GOT_LO16: | |
11871 | case BFD_RELOC_MIPS_CALL_HI16: | |
11872 | case BFD_RELOC_MIPS_CALL_LO16: | |
11873 | case BFD_RELOC_MIPS16_GPREL: | |
d6f16593 MR |
11874 | case BFD_RELOC_MIPS16_HI16: |
11875 | case BFD_RELOC_MIPS16_HI16_S: | |
252b5132 | 11876 | case BFD_RELOC_MIPS16_JMP: |
54f4ddb3 | 11877 | /* Nothing needed to do. The value comes from the reloc entry. */ |
252b5132 RH |
11878 | break; |
11879 | ||
252b5132 RH |
11880 | case BFD_RELOC_64: |
11881 | /* This is handled like BFD_RELOC_32, but we output a sign | |
11882 | extended value if we are only 32 bits. */ | |
3e722fb5 | 11883 | if (fixP->fx_done) |
252b5132 RH |
11884 | { |
11885 | if (8 <= sizeof (valueT)) | |
2132e3a3 | 11886 | md_number_to_chars ((char *) buf, *valP, 8); |
252b5132 RH |
11887 | else |
11888 | { | |
a7ebbfdf | 11889 | valueT hiv; |
252b5132 | 11890 | |
a7ebbfdf | 11891 | if ((*valP & 0x80000000) != 0) |
252b5132 RH |
11892 | hiv = 0xffffffff; |
11893 | else | |
11894 | hiv = 0; | |
b215186b | 11895 | md_number_to_chars ((char *)(buf + (target_big_endian ? 4 : 0)), |
a7ebbfdf | 11896 | *valP, 4); |
b215186b | 11897 | md_number_to_chars ((char *)(buf + (target_big_endian ? 0 : 4)), |
a7ebbfdf | 11898 | hiv, 4); |
252b5132 RH |
11899 | } |
11900 | } | |
11901 | break; | |
11902 | ||
056350c6 | 11903 | case BFD_RELOC_RVA: |
252b5132 | 11904 | case BFD_RELOC_32: |
252b5132 RH |
11905 | case BFD_RELOC_16: |
11906 | /* If we are deleting this reloc entry, we must fill in the | |
54f4ddb3 TS |
11907 | value now. This can happen if we have a .word which is not |
11908 | resolved when it appears but is later defined. */ | |
252b5132 | 11909 | if (fixP->fx_done) |
54f4ddb3 | 11910 | md_number_to_chars ((char *) buf, *valP, fixP->fx_size); |
252b5132 RH |
11911 | break; |
11912 | ||
11913 | case BFD_RELOC_LO16: | |
d6f16593 | 11914 | case BFD_RELOC_MIPS16_LO16: |
3e722fb5 CD |
11915 | /* FIXME: Now that embedded-PIC is gone, some of this code/comment |
11916 | may be safe to remove, but if so it's not obvious. */ | |
252b5132 RH |
11917 | /* When handling an embedded PIC switch statement, we can wind |
11918 | up deleting a LO16 reloc. See the 'o' case in mips_ip. */ | |
11919 | if (fixP->fx_done) | |
11920 | { | |
a7ebbfdf | 11921 | if (*valP + 0x8000 > 0xffff) |
252b5132 RH |
11922 | as_bad_where (fixP->fx_file, fixP->fx_line, |
11923 | _("relocation overflow")); | |
252b5132 RH |
11924 | if (target_big_endian) |
11925 | buf += 2; | |
2132e3a3 | 11926 | md_number_to_chars ((char *) buf, *valP, 2); |
252b5132 RH |
11927 | } |
11928 | break; | |
11929 | ||
11930 | case BFD_RELOC_16_PCREL_S2: | |
a7ebbfdf | 11931 | if ((*valP & 0x3) != 0) |
cb56d3d3 | 11932 | as_bad_where (fixP->fx_file, fixP->fx_line, |
bad36eac | 11933 | _("Branch to misaligned address (%lx)"), (long) *valP); |
cb56d3d3 | 11934 | |
54f4ddb3 TS |
11935 | /* We need to save the bits in the instruction since fixup_segment() |
11936 | might be deleting the relocation entry (i.e., a branch within | |
11937 | the current segment). */ | |
a7ebbfdf | 11938 | if (! fixP->fx_done) |
bb2d6cd7 | 11939 | break; |
252b5132 | 11940 | |
54f4ddb3 | 11941 | /* Update old instruction data. */ |
252b5132 RH |
11942 | if (target_big_endian) |
11943 | insn = (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3]; | |
11944 | else | |
11945 | insn = (buf[3] << 24) | (buf[2] << 16) | (buf[1] << 8) | buf[0]; | |
11946 | ||
a7ebbfdf TS |
11947 | if (*valP + 0x20000 <= 0x3ffff) |
11948 | { | |
11949 | insn |= (*valP >> 2) & 0xffff; | |
2132e3a3 | 11950 | md_number_to_chars ((char *) buf, insn, 4); |
a7ebbfdf TS |
11951 | } |
11952 | else if (mips_pic == NO_PIC | |
11953 | && fixP->fx_done | |
11954 | && fixP->fx_frag->fr_address >= text_section->vma | |
11955 | && (fixP->fx_frag->fr_address | |
587aac4e | 11956 | < text_section->vma + bfd_get_section_size (text_section)) |
a7ebbfdf TS |
11957 | && ((insn & 0xffff0000) == 0x10000000 /* beq $0,$0 */ |
11958 | || (insn & 0xffff0000) == 0x04010000 /* bgez $0 */ | |
11959 | || (insn & 0xffff0000) == 0x04110000)) /* bgezal $0 */ | |
252b5132 RH |
11960 | { |
11961 | /* The branch offset is too large. If this is an | |
11962 | unconditional branch, and we are not generating PIC code, | |
11963 | we can convert it to an absolute jump instruction. */ | |
a7ebbfdf TS |
11964 | if ((insn & 0xffff0000) == 0x04110000) /* bgezal $0 */ |
11965 | insn = 0x0c000000; /* jal */ | |
252b5132 | 11966 | else |
a7ebbfdf TS |
11967 | insn = 0x08000000; /* j */ |
11968 | fixP->fx_r_type = BFD_RELOC_MIPS_JMP; | |
11969 | fixP->fx_done = 0; | |
11970 | fixP->fx_addsy = section_symbol (text_section); | |
11971 | *valP += md_pcrel_from (fixP); | |
2132e3a3 | 11972 | md_number_to_chars ((char *) buf, insn, 4); |
a7ebbfdf TS |
11973 | } |
11974 | else | |
11975 | { | |
11976 | /* If we got here, we have branch-relaxation disabled, | |
11977 | and there's nothing we can do to fix this instruction | |
11978 | without turning it into a longer sequence. */ | |
11979 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
11980 | _("Branch out of range")); | |
252b5132 | 11981 | } |
252b5132 RH |
11982 | break; |
11983 | ||
11984 | case BFD_RELOC_VTABLE_INHERIT: | |
11985 | fixP->fx_done = 0; | |
11986 | if (fixP->fx_addsy | |
11987 | && !S_IS_DEFINED (fixP->fx_addsy) | |
11988 | && !S_IS_WEAK (fixP->fx_addsy)) | |
11989 | S_SET_WEAK (fixP->fx_addsy); | |
11990 | break; | |
11991 | ||
11992 | case BFD_RELOC_VTABLE_ENTRY: | |
11993 | fixP->fx_done = 0; | |
11994 | break; | |
11995 | ||
11996 | default: | |
11997 | internalError (); | |
11998 | } | |
a7ebbfdf TS |
11999 | |
12000 | /* Remember value for tc_gen_reloc. */ | |
12001 | fixP->fx_addnumber = *valP; | |
252b5132 RH |
12002 | } |
12003 | ||
252b5132 | 12004 | static symbolS * |
17a2f251 | 12005 | get_symbol (void) |
252b5132 RH |
12006 | { |
12007 | int c; | |
12008 | char *name; | |
12009 | symbolS *p; | |
12010 | ||
12011 | name = input_line_pointer; | |
12012 | c = get_symbol_end (); | |
12013 | p = (symbolS *) symbol_find_or_make (name); | |
12014 | *input_line_pointer = c; | |
12015 | return p; | |
12016 | } | |
12017 | ||
12018 | /* Align the current frag to a given power of two. The MIPS assembler | |
12019 | also automatically adjusts any preceding label. */ | |
12020 | ||
12021 | static void | |
17a2f251 | 12022 | mips_align (int to, int fill, symbolS *label) |
252b5132 | 12023 | { |
7d10b47d | 12024 | mips_emit_delays (); |
252b5132 RH |
12025 | frag_align (to, fill, 0); |
12026 | record_alignment (now_seg, to); | |
12027 | if (label != NULL) | |
12028 | { | |
12029 | assert (S_GET_SEGMENT (label) == now_seg); | |
49309057 | 12030 | symbol_set_frag (label, frag_now); |
252b5132 RH |
12031 | S_SET_VALUE (label, (valueT) frag_now_fix ()); |
12032 | } | |
12033 | } | |
12034 | ||
12035 | /* Align to a given power of two. .align 0 turns off the automatic | |
12036 | alignment used by the data creating pseudo-ops. */ | |
12037 | ||
12038 | static void | |
17a2f251 | 12039 | s_align (int x ATTRIBUTE_UNUSED) |
252b5132 | 12040 | { |
3994f87e TS |
12041 | int temp; |
12042 | long temp_fill; | |
252b5132 RH |
12043 | long max_alignment = 15; |
12044 | ||
54f4ddb3 | 12045 | /* o Note that the assembler pulls down any immediately preceding label |
252b5132 | 12046 | to the aligned address. |
54f4ddb3 | 12047 | o It's not documented but auto alignment is reinstated by |
252b5132 | 12048 | a .align pseudo instruction. |
54f4ddb3 | 12049 | o Note also that after auto alignment is turned off the mips assembler |
252b5132 | 12050 | issues an error on attempt to assemble an improperly aligned data item. |
54f4ddb3 | 12051 | We don't. */ |
252b5132 RH |
12052 | |
12053 | temp = get_absolute_expression (); | |
12054 | if (temp > max_alignment) | |
12055 | as_bad (_("Alignment too large: %d. assumed."), temp = max_alignment); | |
12056 | else if (temp < 0) | |
12057 | { | |
12058 | as_warn (_("Alignment negative: 0 assumed.")); | |
12059 | temp = 0; | |
12060 | } | |
12061 | if (*input_line_pointer == ',') | |
12062 | { | |
f9419b05 | 12063 | ++input_line_pointer; |
252b5132 RH |
12064 | temp_fill = get_absolute_expression (); |
12065 | } | |
12066 | else | |
12067 | temp_fill = 0; | |
12068 | if (temp) | |
12069 | { | |
a8dbcb85 TS |
12070 | segment_info_type *si = seg_info (now_seg); |
12071 | struct insn_label_list *l = si->label_list; | |
54f4ddb3 | 12072 | /* Auto alignment should be switched on by next section change. */ |
252b5132 | 12073 | auto_align = 1; |
a8dbcb85 | 12074 | mips_align (temp, (int) temp_fill, l != NULL ? l->label : NULL); |
252b5132 RH |
12075 | } |
12076 | else | |
12077 | { | |
12078 | auto_align = 0; | |
12079 | } | |
12080 | ||
12081 | demand_empty_rest_of_line (); | |
12082 | } | |
12083 | ||
252b5132 | 12084 | static void |
17a2f251 | 12085 | s_change_sec (int sec) |
252b5132 RH |
12086 | { |
12087 | segT seg; | |
12088 | ||
252b5132 RH |
12089 | #ifdef OBJ_ELF |
12090 | /* The ELF backend needs to know that we are changing sections, so | |
12091 | that .previous works correctly. We could do something like check | |
b6ff326e | 12092 | for an obj_section_change_hook macro, but that might be confusing |
252b5132 RH |
12093 | as it would not be appropriate to use it in the section changing |
12094 | functions in read.c, since obj-elf.c intercepts those. FIXME: | |
12095 | This should be cleaner, somehow. */ | |
f43abd2b TS |
12096 | if (IS_ELF) |
12097 | obj_elf_section_change_hook (); | |
252b5132 RH |
12098 | #endif |
12099 | ||
7d10b47d | 12100 | mips_emit_delays (); |
252b5132 RH |
12101 | switch (sec) |
12102 | { | |
12103 | case 't': | |
12104 | s_text (0); | |
12105 | break; | |
12106 | case 'd': | |
12107 | s_data (0); | |
12108 | break; | |
12109 | case 'b': | |
12110 | subseg_set (bss_section, (subsegT) get_absolute_expression ()); | |
12111 | demand_empty_rest_of_line (); | |
12112 | break; | |
12113 | ||
12114 | case 'r': | |
4d0d148d TS |
12115 | seg = subseg_new (RDATA_SECTION_NAME, |
12116 | (subsegT) get_absolute_expression ()); | |
f43abd2b | 12117 | if (IS_ELF) |
252b5132 | 12118 | { |
4d0d148d TS |
12119 | bfd_set_section_flags (stdoutput, seg, (SEC_ALLOC | SEC_LOAD |
12120 | | SEC_READONLY | SEC_RELOC | |
12121 | | SEC_DATA)); | |
12122 | if (strcmp (TARGET_OS, "elf") != 0) | |
12123 | record_alignment (seg, 4); | |
252b5132 | 12124 | } |
4d0d148d | 12125 | demand_empty_rest_of_line (); |
252b5132 RH |
12126 | break; |
12127 | ||
12128 | case 's': | |
4d0d148d | 12129 | seg = subseg_new (".sdata", (subsegT) get_absolute_expression ()); |
f43abd2b | 12130 | if (IS_ELF) |
252b5132 | 12131 | { |
4d0d148d TS |
12132 | bfd_set_section_flags (stdoutput, seg, |
12133 | SEC_ALLOC | SEC_LOAD | SEC_RELOC | SEC_DATA); | |
12134 | if (strcmp (TARGET_OS, "elf") != 0) | |
12135 | record_alignment (seg, 4); | |
252b5132 | 12136 | } |
4d0d148d TS |
12137 | demand_empty_rest_of_line (); |
12138 | break; | |
252b5132 RH |
12139 | } |
12140 | ||
12141 | auto_align = 1; | |
12142 | } | |
b34976b6 | 12143 | |
cca86cc8 | 12144 | void |
17a2f251 | 12145 | s_change_section (int ignore ATTRIBUTE_UNUSED) |
cca86cc8 | 12146 | { |
7ed4a06a | 12147 | #ifdef OBJ_ELF |
cca86cc8 SC |
12148 | char *section_name; |
12149 | char c; | |
684022ea | 12150 | char next_c = 0; |
cca86cc8 SC |
12151 | int section_type; |
12152 | int section_flag; | |
12153 | int section_entry_size; | |
12154 | int section_alignment; | |
b34976b6 | 12155 | |
f43abd2b | 12156 | if (!IS_ELF) |
7ed4a06a TS |
12157 | return; |
12158 | ||
cca86cc8 SC |
12159 | section_name = input_line_pointer; |
12160 | c = get_symbol_end (); | |
a816d1ed AO |
12161 | if (c) |
12162 | next_c = *(input_line_pointer + 1); | |
cca86cc8 | 12163 | |
4cf0dd0d TS |
12164 | /* Do we have .section Name<,"flags">? */ |
12165 | if (c != ',' || (c == ',' && next_c == '"')) | |
cca86cc8 | 12166 | { |
4cf0dd0d TS |
12167 | /* just after name is now '\0'. */ |
12168 | *input_line_pointer = c; | |
cca86cc8 SC |
12169 | input_line_pointer = section_name; |
12170 | obj_elf_section (ignore); | |
12171 | return; | |
12172 | } | |
12173 | input_line_pointer++; | |
12174 | ||
12175 | /* Do we have .section Name<,type><,flag><,entry_size><,alignment> */ | |
12176 | if (c == ',') | |
12177 | section_type = get_absolute_expression (); | |
12178 | else | |
12179 | section_type = 0; | |
12180 | if (*input_line_pointer++ == ',') | |
12181 | section_flag = get_absolute_expression (); | |
12182 | else | |
12183 | section_flag = 0; | |
12184 | if (*input_line_pointer++ == ',') | |
12185 | section_entry_size = get_absolute_expression (); | |
12186 | else | |
12187 | section_entry_size = 0; | |
12188 | if (*input_line_pointer++ == ',') | |
12189 | section_alignment = get_absolute_expression (); | |
12190 | else | |
12191 | section_alignment = 0; | |
12192 | ||
a816d1ed AO |
12193 | section_name = xstrdup (section_name); |
12194 | ||
8ab8a5c8 RS |
12195 | /* When using the generic form of .section (as implemented by obj-elf.c), |
12196 | there's no way to set the section type to SHT_MIPS_DWARF. Users have | |
12197 | traditionally had to fall back on the more common @progbits instead. | |
12198 | ||
12199 | There's nothing really harmful in this, since bfd will correct | |
12200 | SHT_PROGBITS to SHT_MIPS_DWARF before writing out the file. But it | |
708587a4 | 12201 | means that, for backwards compatibility, the special_section entries |
8ab8a5c8 RS |
12202 | for dwarf sections must use SHT_PROGBITS rather than SHT_MIPS_DWARF. |
12203 | ||
12204 | Even so, we shouldn't force users of the MIPS .section syntax to | |
12205 | incorrectly label the sections as SHT_PROGBITS. The best compromise | |
12206 | seems to be to map SHT_MIPS_DWARF to SHT_PROGBITS before calling the | |
12207 | generic type-checking code. */ | |
12208 | if (section_type == SHT_MIPS_DWARF) | |
12209 | section_type = SHT_PROGBITS; | |
12210 | ||
cca86cc8 SC |
12211 | obj_elf_change_section (section_name, section_type, section_flag, |
12212 | section_entry_size, 0, 0, 0); | |
a816d1ed AO |
12213 | |
12214 | if (now_seg->name != section_name) | |
12215 | free (section_name); | |
7ed4a06a | 12216 | #endif /* OBJ_ELF */ |
cca86cc8 | 12217 | } |
252b5132 RH |
12218 | |
12219 | void | |
17a2f251 | 12220 | mips_enable_auto_align (void) |
252b5132 RH |
12221 | { |
12222 | auto_align = 1; | |
12223 | } | |
12224 | ||
12225 | static void | |
17a2f251 | 12226 | s_cons (int log_size) |
252b5132 | 12227 | { |
a8dbcb85 TS |
12228 | segment_info_type *si = seg_info (now_seg); |
12229 | struct insn_label_list *l = si->label_list; | |
252b5132 RH |
12230 | symbolS *label; |
12231 | ||
a8dbcb85 | 12232 | label = l != NULL ? l->label : NULL; |
7d10b47d | 12233 | mips_emit_delays (); |
252b5132 RH |
12234 | if (log_size > 0 && auto_align) |
12235 | mips_align (log_size, 0, label); | |
12236 | mips_clear_insn_labels (); | |
12237 | cons (1 << log_size); | |
12238 | } | |
12239 | ||
12240 | static void | |
17a2f251 | 12241 | s_float_cons (int type) |
252b5132 | 12242 | { |
a8dbcb85 TS |
12243 | segment_info_type *si = seg_info (now_seg); |
12244 | struct insn_label_list *l = si->label_list; | |
252b5132 RH |
12245 | symbolS *label; |
12246 | ||
a8dbcb85 | 12247 | label = l != NULL ? l->label : NULL; |
252b5132 | 12248 | |
7d10b47d | 12249 | mips_emit_delays (); |
252b5132 RH |
12250 | |
12251 | if (auto_align) | |
49309057 ILT |
12252 | { |
12253 | if (type == 'd') | |
12254 | mips_align (3, 0, label); | |
12255 | else | |
12256 | mips_align (2, 0, label); | |
12257 | } | |
252b5132 RH |
12258 | |
12259 | mips_clear_insn_labels (); | |
12260 | ||
12261 | float_cons (type); | |
12262 | } | |
12263 | ||
12264 | /* Handle .globl. We need to override it because on Irix 5 you are | |
12265 | permitted to say | |
12266 | .globl foo .text | |
12267 | where foo is an undefined symbol, to mean that foo should be | |
12268 | considered to be the address of a function. */ | |
12269 | ||
12270 | static void | |
17a2f251 | 12271 | s_mips_globl (int x ATTRIBUTE_UNUSED) |
252b5132 RH |
12272 | { |
12273 | char *name; | |
12274 | int c; | |
12275 | symbolS *symbolP; | |
12276 | flagword flag; | |
12277 | ||
8a06b769 | 12278 | do |
252b5132 | 12279 | { |
8a06b769 | 12280 | name = input_line_pointer; |
252b5132 | 12281 | c = get_symbol_end (); |
8a06b769 TS |
12282 | symbolP = symbol_find_or_make (name); |
12283 | S_SET_EXTERNAL (symbolP); | |
12284 | ||
252b5132 | 12285 | *input_line_pointer = c; |
8a06b769 | 12286 | SKIP_WHITESPACE (); |
252b5132 | 12287 | |
8a06b769 TS |
12288 | /* On Irix 5, every global symbol that is not explicitly labelled as |
12289 | being a function is apparently labelled as being an object. */ | |
12290 | flag = BSF_OBJECT; | |
252b5132 | 12291 | |
8a06b769 TS |
12292 | if (!is_end_of_line[(unsigned char) *input_line_pointer] |
12293 | && (*input_line_pointer != ',')) | |
12294 | { | |
12295 | char *secname; | |
12296 | asection *sec; | |
12297 | ||
12298 | secname = input_line_pointer; | |
12299 | c = get_symbol_end (); | |
12300 | sec = bfd_get_section_by_name (stdoutput, secname); | |
12301 | if (sec == NULL) | |
12302 | as_bad (_("%s: no such section"), secname); | |
12303 | *input_line_pointer = c; | |
12304 | ||
12305 | if (sec != NULL && (sec->flags & SEC_CODE) != 0) | |
12306 | flag = BSF_FUNCTION; | |
12307 | } | |
12308 | ||
12309 | symbol_get_bfdsym (symbolP)->flags |= flag; | |
12310 | ||
12311 | c = *input_line_pointer; | |
12312 | if (c == ',') | |
12313 | { | |
12314 | input_line_pointer++; | |
12315 | SKIP_WHITESPACE (); | |
12316 | if (is_end_of_line[(unsigned char) *input_line_pointer]) | |
12317 | c = '\n'; | |
12318 | } | |
12319 | } | |
12320 | while (c == ','); | |
252b5132 | 12321 | |
252b5132 RH |
12322 | demand_empty_rest_of_line (); |
12323 | } | |
12324 | ||
12325 | static void | |
17a2f251 | 12326 | s_option (int x ATTRIBUTE_UNUSED) |
252b5132 RH |
12327 | { |
12328 | char *opt; | |
12329 | char c; | |
12330 | ||
12331 | opt = input_line_pointer; | |
12332 | c = get_symbol_end (); | |
12333 | ||
12334 | if (*opt == 'O') | |
12335 | { | |
12336 | /* FIXME: What does this mean? */ | |
12337 | } | |
12338 | else if (strncmp (opt, "pic", 3) == 0) | |
12339 | { | |
12340 | int i; | |
12341 | ||
12342 | i = atoi (opt + 3); | |
12343 | if (i == 0) | |
12344 | mips_pic = NO_PIC; | |
12345 | else if (i == 2) | |
143d77c5 | 12346 | { |
252b5132 | 12347 | mips_pic = SVR4_PIC; |
143d77c5 EC |
12348 | mips_abicalls = TRUE; |
12349 | } | |
252b5132 RH |
12350 | else |
12351 | as_bad (_(".option pic%d not supported"), i); | |
12352 | ||
4d0d148d | 12353 | if (mips_pic == SVR4_PIC) |
252b5132 RH |
12354 | { |
12355 | if (g_switch_seen && g_switch_value != 0) | |
12356 | as_warn (_("-G may not be used with SVR4 PIC code")); | |
12357 | g_switch_value = 0; | |
12358 | bfd_set_gp_size (stdoutput, 0); | |
12359 | } | |
12360 | } | |
12361 | else | |
12362 | as_warn (_("Unrecognized option \"%s\""), opt); | |
12363 | ||
12364 | *input_line_pointer = c; | |
12365 | demand_empty_rest_of_line (); | |
12366 | } | |
12367 | ||
12368 | /* This structure is used to hold a stack of .set values. */ | |
12369 | ||
e972090a NC |
12370 | struct mips_option_stack |
12371 | { | |
252b5132 RH |
12372 | struct mips_option_stack *next; |
12373 | struct mips_set_options options; | |
12374 | }; | |
12375 | ||
12376 | static struct mips_option_stack *mips_opts_stack; | |
12377 | ||
12378 | /* Handle the .set pseudo-op. */ | |
12379 | ||
12380 | static void | |
17a2f251 | 12381 | s_mipsset (int x ATTRIBUTE_UNUSED) |
252b5132 RH |
12382 | { |
12383 | char *name = input_line_pointer, ch; | |
12384 | ||
12385 | while (!is_end_of_line[(unsigned char) *input_line_pointer]) | |
f9419b05 | 12386 | ++input_line_pointer; |
252b5132 RH |
12387 | ch = *input_line_pointer; |
12388 | *input_line_pointer = '\0'; | |
12389 | ||
12390 | if (strcmp (name, "reorder") == 0) | |
12391 | { | |
7d10b47d RS |
12392 | if (mips_opts.noreorder) |
12393 | end_noreorder (); | |
252b5132 RH |
12394 | } |
12395 | else if (strcmp (name, "noreorder") == 0) | |
12396 | { | |
7d10b47d RS |
12397 | if (!mips_opts.noreorder) |
12398 | start_noreorder (); | |
252b5132 RH |
12399 | } |
12400 | else if (strcmp (name, "at") == 0) | |
12401 | { | |
12402 | mips_opts.noat = 0; | |
12403 | } | |
12404 | else if (strcmp (name, "noat") == 0) | |
12405 | { | |
12406 | mips_opts.noat = 1; | |
12407 | } | |
12408 | else if (strcmp (name, "macro") == 0) | |
12409 | { | |
12410 | mips_opts.warn_about_macros = 0; | |
12411 | } | |
12412 | else if (strcmp (name, "nomacro") == 0) | |
12413 | { | |
12414 | if (mips_opts.noreorder == 0) | |
12415 | as_bad (_("`noreorder' must be set before `nomacro'")); | |
12416 | mips_opts.warn_about_macros = 1; | |
12417 | } | |
12418 | else if (strcmp (name, "move") == 0 || strcmp (name, "novolatile") == 0) | |
12419 | { | |
12420 | mips_opts.nomove = 0; | |
12421 | } | |
12422 | else if (strcmp (name, "nomove") == 0 || strcmp (name, "volatile") == 0) | |
12423 | { | |
12424 | mips_opts.nomove = 1; | |
12425 | } | |
12426 | else if (strcmp (name, "bopt") == 0) | |
12427 | { | |
12428 | mips_opts.nobopt = 0; | |
12429 | } | |
12430 | else if (strcmp (name, "nobopt") == 0) | |
12431 | { | |
12432 | mips_opts.nobopt = 1; | |
12433 | } | |
ad3fea08 TS |
12434 | else if (strcmp (name, "gp=default") == 0) |
12435 | mips_opts.gp32 = file_mips_gp32; | |
12436 | else if (strcmp (name, "gp=32") == 0) | |
12437 | mips_opts.gp32 = 1; | |
12438 | else if (strcmp (name, "gp=64") == 0) | |
12439 | { | |
12440 | if (!ISA_HAS_64BIT_REGS (mips_opts.isa)) | |
12441 | as_warn ("%s isa does not support 64-bit registers", | |
12442 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
12443 | mips_opts.gp32 = 0; | |
12444 | } | |
12445 | else if (strcmp (name, "fp=default") == 0) | |
12446 | mips_opts.fp32 = file_mips_fp32; | |
12447 | else if (strcmp (name, "fp=32") == 0) | |
12448 | mips_opts.fp32 = 1; | |
12449 | else if (strcmp (name, "fp=64") == 0) | |
12450 | { | |
12451 | if (!ISA_HAS_64BIT_FPRS (mips_opts.isa)) | |
12452 | as_warn ("%s isa does not support 64-bit floating point registers", | |
12453 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
12454 | mips_opts.fp32 = 0; | |
12455 | } | |
252b5132 RH |
12456 | else if (strcmp (name, "mips16") == 0 |
12457 | || strcmp (name, "MIPS-16") == 0) | |
12458 | mips_opts.mips16 = 1; | |
12459 | else if (strcmp (name, "nomips16") == 0 | |
12460 | || strcmp (name, "noMIPS-16") == 0) | |
12461 | mips_opts.mips16 = 0; | |
e16bfa71 TS |
12462 | else if (strcmp (name, "smartmips") == 0) |
12463 | { | |
ad3fea08 | 12464 | if (!ISA_SUPPORTS_SMARTMIPS) |
e16bfa71 TS |
12465 | as_warn ("%s ISA does not support SmartMIPS ASE", |
12466 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
12467 | mips_opts.ase_smartmips = 1; | |
12468 | } | |
12469 | else if (strcmp (name, "nosmartmips") == 0) | |
12470 | mips_opts.ase_smartmips = 0; | |
1f25f5d3 CD |
12471 | else if (strcmp (name, "mips3d") == 0) |
12472 | mips_opts.ase_mips3d = 1; | |
12473 | else if (strcmp (name, "nomips3d") == 0) | |
12474 | mips_opts.ase_mips3d = 0; | |
a4672219 TS |
12475 | else if (strcmp (name, "mdmx") == 0) |
12476 | mips_opts.ase_mdmx = 1; | |
12477 | else if (strcmp (name, "nomdmx") == 0) | |
12478 | mips_opts.ase_mdmx = 0; | |
74cd071d | 12479 | else if (strcmp (name, "dsp") == 0) |
ad3fea08 TS |
12480 | { |
12481 | if (!ISA_SUPPORTS_DSP_ASE) | |
12482 | as_warn ("%s ISA does not support DSP ASE", | |
12483 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
12484 | mips_opts.ase_dsp = 1; | |
8b082fb1 | 12485 | mips_opts.ase_dspr2 = 0; |
ad3fea08 | 12486 | } |
74cd071d | 12487 | else if (strcmp (name, "nodsp") == 0) |
8b082fb1 TS |
12488 | { |
12489 | mips_opts.ase_dsp = 0; | |
12490 | mips_opts.ase_dspr2 = 0; | |
12491 | } | |
12492 | else if (strcmp (name, "dspr2") == 0) | |
12493 | { | |
12494 | if (!ISA_SUPPORTS_DSPR2_ASE) | |
12495 | as_warn ("%s ISA does not support DSP R2 ASE", | |
12496 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
12497 | mips_opts.ase_dspr2 = 1; | |
12498 | mips_opts.ase_dsp = 1; | |
12499 | } | |
12500 | else if (strcmp (name, "nodspr2") == 0) | |
12501 | { | |
12502 | mips_opts.ase_dspr2 = 0; | |
12503 | mips_opts.ase_dsp = 0; | |
12504 | } | |
ef2e4d86 | 12505 | else if (strcmp (name, "mt") == 0) |
ad3fea08 TS |
12506 | { |
12507 | if (!ISA_SUPPORTS_MT_ASE) | |
12508 | as_warn ("%s ISA does not support MT ASE", | |
12509 | mips_cpu_info_from_isa (mips_opts.isa)->name); | |
12510 | mips_opts.ase_mt = 1; | |
12511 | } | |
ef2e4d86 CF |
12512 | else if (strcmp (name, "nomt") == 0) |
12513 | mips_opts.ase_mt = 0; | |
1a2c1fad | 12514 | else if (strncmp (name, "mips", 4) == 0 || strncmp (name, "arch=", 5) == 0) |
252b5132 | 12515 | { |
af7ee8bf | 12516 | int reset = 0; |
252b5132 | 12517 | |
1a2c1fad CD |
12518 | /* Permit the user to change the ISA and architecture on the fly. |
12519 | Needless to say, misuse can cause serious problems. */ | |
81a21e38 | 12520 | if (strcmp (name, "mips0") == 0 || strcmp (name, "arch=default") == 0) |
af7ee8bf CD |
12521 | { |
12522 | reset = 1; | |
12523 | mips_opts.isa = file_mips_isa; | |
1a2c1fad | 12524 | mips_opts.arch = file_mips_arch; |
1a2c1fad CD |
12525 | } |
12526 | else if (strncmp (name, "arch=", 5) == 0) | |
12527 | { | |
12528 | const struct mips_cpu_info *p; | |
12529 | ||
12530 | p = mips_parse_cpu("internal use", name + 5); | |
12531 | if (!p) | |
12532 | as_bad (_("unknown architecture %s"), name + 5); | |
12533 | else | |
12534 | { | |
12535 | mips_opts.arch = p->cpu; | |
12536 | mips_opts.isa = p->isa; | |
12537 | } | |
12538 | } | |
81a21e38 TS |
12539 | else if (strncmp (name, "mips", 4) == 0) |
12540 | { | |
12541 | const struct mips_cpu_info *p; | |
12542 | ||
12543 | p = mips_parse_cpu("internal use", name); | |
12544 | if (!p) | |
12545 | as_bad (_("unknown ISA level %s"), name + 4); | |
12546 | else | |
12547 | { | |
12548 | mips_opts.arch = p->cpu; | |
12549 | mips_opts.isa = p->isa; | |
12550 | } | |
12551 | } | |
af7ee8bf | 12552 | else |
81a21e38 | 12553 | as_bad (_("unknown ISA or architecture %s"), name); |
af7ee8bf CD |
12554 | |
12555 | switch (mips_opts.isa) | |
98d3f06f KH |
12556 | { |
12557 | case 0: | |
98d3f06f | 12558 | break; |
af7ee8bf CD |
12559 | case ISA_MIPS1: |
12560 | case ISA_MIPS2: | |
12561 | case ISA_MIPS32: | |
12562 | case ISA_MIPS32R2: | |
98d3f06f KH |
12563 | mips_opts.gp32 = 1; |
12564 | mips_opts.fp32 = 1; | |
12565 | break; | |
af7ee8bf CD |
12566 | case ISA_MIPS3: |
12567 | case ISA_MIPS4: | |
12568 | case ISA_MIPS5: | |
12569 | case ISA_MIPS64: | |
5f74bc13 | 12570 | case ISA_MIPS64R2: |
98d3f06f KH |
12571 | mips_opts.gp32 = 0; |
12572 | mips_opts.fp32 = 0; | |
12573 | break; | |
12574 | default: | |
12575 | as_bad (_("unknown ISA level %s"), name + 4); | |
12576 | break; | |
12577 | } | |
af7ee8bf | 12578 | if (reset) |
98d3f06f | 12579 | { |
af7ee8bf CD |
12580 | mips_opts.gp32 = file_mips_gp32; |
12581 | mips_opts.fp32 = file_mips_fp32; | |
98d3f06f | 12582 | } |
252b5132 RH |
12583 | } |
12584 | else if (strcmp (name, "autoextend") == 0) | |
12585 | mips_opts.noautoextend = 0; | |
12586 | else if (strcmp (name, "noautoextend") == 0) | |
12587 | mips_opts.noautoextend = 1; | |
12588 | else if (strcmp (name, "push") == 0) | |
12589 | { | |
12590 | struct mips_option_stack *s; | |
12591 | ||
12592 | s = (struct mips_option_stack *) xmalloc (sizeof *s); | |
12593 | s->next = mips_opts_stack; | |
12594 | s->options = mips_opts; | |
12595 | mips_opts_stack = s; | |
12596 | } | |
12597 | else if (strcmp (name, "pop") == 0) | |
12598 | { | |
12599 | struct mips_option_stack *s; | |
12600 | ||
12601 | s = mips_opts_stack; | |
12602 | if (s == NULL) | |
12603 | as_bad (_(".set pop with no .set push")); | |
12604 | else | |
12605 | { | |
12606 | /* If we're changing the reorder mode we need to handle | |
12607 | delay slots correctly. */ | |
12608 | if (s->options.noreorder && ! mips_opts.noreorder) | |
7d10b47d | 12609 | start_noreorder (); |
252b5132 | 12610 | else if (! s->options.noreorder && mips_opts.noreorder) |
7d10b47d | 12611 | end_noreorder (); |
252b5132 RH |
12612 | |
12613 | mips_opts = s->options; | |
12614 | mips_opts_stack = s->next; | |
12615 | free (s); | |
12616 | } | |
12617 | } | |
aed1a261 RS |
12618 | else if (strcmp (name, "sym32") == 0) |
12619 | mips_opts.sym32 = TRUE; | |
12620 | else if (strcmp (name, "nosym32") == 0) | |
12621 | mips_opts.sym32 = FALSE; | |
e6559e01 JM |
12622 | else if (strchr (name, ',')) |
12623 | { | |
12624 | /* Generic ".set" directive; use the generic handler. */ | |
12625 | *input_line_pointer = ch; | |
12626 | input_line_pointer = name; | |
12627 | s_set (0); | |
12628 | return; | |
12629 | } | |
252b5132 RH |
12630 | else |
12631 | { | |
12632 | as_warn (_("Tried to set unrecognized symbol: %s\n"), name); | |
12633 | } | |
12634 | *input_line_pointer = ch; | |
12635 | demand_empty_rest_of_line (); | |
12636 | } | |
12637 | ||
12638 | /* Handle the .abicalls pseudo-op. I believe this is equivalent to | |
12639 | .option pic2. It means to generate SVR4 PIC calls. */ | |
12640 | ||
12641 | static void | |
17a2f251 | 12642 | s_abicalls (int ignore ATTRIBUTE_UNUSED) |
252b5132 RH |
12643 | { |
12644 | mips_pic = SVR4_PIC; | |
143d77c5 | 12645 | mips_abicalls = TRUE; |
4d0d148d TS |
12646 | |
12647 | if (g_switch_seen && g_switch_value != 0) | |
12648 | as_warn (_("-G may not be used with SVR4 PIC code")); | |
12649 | g_switch_value = 0; | |
12650 | ||
252b5132 RH |
12651 | bfd_set_gp_size (stdoutput, 0); |
12652 | demand_empty_rest_of_line (); | |
12653 | } | |
12654 | ||
12655 | /* Handle the .cpload pseudo-op. This is used when generating SVR4 | |
12656 | PIC code. It sets the $gp register for the function based on the | |
12657 | function address, which is in the register named in the argument. | |
12658 | This uses a relocation against _gp_disp, which is handled specially | |
12659 | by the linker. The result is: | |
12660 | lui $gp,%hi(_gp_disp) | |
12661 | addiu $gp,$gp,%lo(_gp_disp) | |
12662 | addu $gp,$gp,.cpload argument | |
aa6975fb ILT |
12663 | The .cpload argument is normally $25 == $t9. |
12664 | ||
12665 | The -mno-shared option changes this to: | |
bbe506e8 TS |
12666 | lui $gp,%hi(__gnu_local_gp) |
12667 | addiu $gp,$gp,%lo(__gnu_local_gp) | |
aa6975fb ILT |
12668 | and the argument is ignored. This saves an instruction, but the |
12669 | resulting code is not position independent; it uses an absolute | |
bbe506e8 TS |
12670 | address for __gnu_local_gp. Thus code assembled with -mno-shared |
12671 | can go into an ordinary executable, but not into a shared library. */ | |
252b5132 RH |
12672 | |
12673 | static void | |
17a2f251 | 12674 | s_cpload (int ignore ATTRIBUTE_UNUSED) |
252b5132 RH |
12675 | { |
12676 | expressionS ex; | |
aa6975fb ILT |
12677 | int reg; |
12678 | int in_shared; | |
252b5132 | 12679 | |
6478892d TS |
12680 | /* If we are not generating SVR4 PIC code, or if this is NewABI code, |
12681 | .cpload is ignored. */ | |
12682 | if (mips_pic != SVR4_PIC || HAVE_NEWABI) | |
252b5132 RH |
12683 | { |
12684 | s_ignore (0); | |
12685 | return; | |
12686 | } | |
12687 | ||
d3ecfc59 | 12688 | /* .cpload should be in a .set noreorder section. */ |
252b5132 RH |
12689 | if (mips_opts.noreorder == 0) |
12690 | as_warn (_(".cpload not in noreorder section")); | |
12691 | ||
aa6975fb ILT |
12692 | reg = tc_get_register (0); |
12693 | ||
12694 | /* If we need to produce a 64-bit address, we are better off using | |
12695 | the default instruction sequence. */ | |
aed1a261 | 12696 | in_shared = mips_in_shared || HAVE_64BIT_SYMBOLS; |
aa6975fb | 12697 | |
252b5132 | 12698 | ex.X_op = O_symbol; |
bbe506e8 TS |
12699 | ex.X_add_symbol = symbol_find_or_make (in_shared ? "_gp_disp" : |
12700 | "__gnu_local_gp"); | |
252b5132 RH |
12701 | ex.X_op_symbol = NULL; |
12702 | ex.X_add_number = 0; | |
12703 | ||
12704 | /* In ELF, this symbol is implicitly an STT_OBJECT symbol. */ | |
49309057 | 12705 | symbol_get_bfdsym (ex.X_add_symbol)->flags |= BSF_OBJECT; |
252b5132 | 12706 | |
584892a6 | 12707 | macro_start (); |
67c0d1eb RS |
12708 | macro_build_lui (&ex, mips_gp_register); |
12709 | macro_build (&ex, "addiu", "t,r,j", mips_gp_register, | |
17a2f251 | 12710 | mips_gp_register, BFD_RELOC_LO16); |
aa6975fb ILT |
12711 | if (in_shared) |
12712 | macro_build (NULL, "addu", "d,v,t", mips_gp_register, | |
12713 | mips_gp_register, reg); | |
584892a6 | 12714 | macro_end (); |
252b5132 RH |
12715 | |
12716 | demand_empty_rest_of_line (); | |
12717 | } | |
12718 | ||
6478892d TS |
12719 | /* Handle the .cpsetup pseudo-op defined for NewABI PIC code. The syntax is: |
12720 | .cpsetup $reg1, offset|$reg2, label | |
12721 | ||
12722 | If offset is given, this results in: | |
12723 | sd $gp, offset($sp) | |
956cd1d6 | 12724 | lui $gp, %hi(%neg(%gp_rel(label))) |
698b7d9d TS |
12725 | addiu $gp, $gp, %lo(%neg(%gp_rel(label))) |
12726 | daddu $gp, $gp, $reg1 | |
6478892d TS |
12727 | |
12728 | If $reg2 is given, this results in: | |
12729 | daddu $reg2, $gp, $0 | |
956cd1d6 | 12730 | lui $gp, %hi(%neg(%gp_rel(label))) |
698b7d9d TS |
12731 | addiu $gp, $gp, %lo(%neg(%gp_rel(label))) |
12732 | daddu $gp, $gp, $reg1 | |
aa6975fb ILT |
12733 | $reg1 is normally $25 == $t9. |
12734 | ||
12735 | The -mno-shared option replaces the last three instructions with | |
12736 | lui $gp,%hi(_gp) | |
54f4ddb3 | 12737 | addiu $gp,$gp,%lo(_gp) */ |
aa6975fb | 12738 | |
6478892d | 12739 | static void |
17a2f251 | 12740 | s_cpsetup (int ignore ATTRIBUTE_UNUSED) |
6478892d TS |
12741 | { |
12742 | expressionS ex_off; | |
12743 | expressionS ex_sym; | |
12744 | int reg1; | |
6478892d | 12745 | |
8586fc66 | 12746 | /* If we are not generating SVR4 PIC code, .cpsetup is ignored. |
6478892d TS |
12747 | We also need NewABI support. */ |
12748 | if (mips_pic != SVR4_PIC || ! HAVE_NEWABI) | |
12749 | { | |
12750 | s_ignore (0); | |
12751 | return; | |
12752 | } | |
12753 | ||
12754 | reg1 = tc_get_register (0); | |
12755 | SKIP_WHITESPACE (); | |
12756 | if (*input_line_pointer != ',') | |
12757 | { | |
12758 | as_bad (_("missing argument separator ',' for .cpsetup")); | |
12759 | return; | |
12760 | } | |
12761 | else | |
80245285 | 12762 | ++input_line_pointer; |
6478892d TS |
12763 | SKIP_WHITESPACE (); |
12764 | if (*input_line_pointer == '$') | |
80245285 TS |
12765 | { |
12766 | mips_cpreturn_register = tc_get_register (0); | |
12767 | mips_cpreturn_offset = -1; | |
12768 | } | |
6478892d | 12769 | else |
80245285 TS |
12770 | { |
12771 | mips_cpreturn_offset = get_absolute_expression (); | |
12772 | mips_cpreturn_register = -1; | |
12773 | } | |
6478892d TS |
12774 | SKIP_WHITESPACE (); |
12775 | if (*input_line_pointer != ',') | |
12776 | { | |
12777 | as_bad (_("missing argument separator ',' for .cpsetup")); | |
12778 | return; | |
12779 | } | |
12780 | else | |
f9419b05 | 12781 | ++input_line_pointer; |
6478892d | 12782 | SKIP_WHITESPACE (); |
f21f8242 | 12783 | expression (&ex_sym); |
6478892d | 12784 | |
584892a6 | 12785 | macro_start (); |
6478892d TS |
12786 | if (mips_cpreturn_register == -1) |
12787 | { | |
12788 | ex_off.X_op = O_constant; | |
12789 | ex_off.X_add_symbol = NULL; | |
12790 | ex_off.X_op_symbol = NULL; | |
12791 | ex_off.X_add_number = mips_cpreturn_offset; | |
12792 | ||
67c0d1eb | 12793 | macro_build (&ex_off, "sd", "t,o(b)", mips_gp_register, |
17a2f251 | 12794 | BFD_RELOC_LO16, SP); |
6478892d TS |
12795 | } |
12796 | else | |
67c0d1eb | 12797 | macro_build (NULL, "daddu", "d,v,t", mips_cpreturn_register, |
17a2f251 | 12798 | mips_gp_register, 0); |
6478892d | 12799 | |
aed1a261 | 12800 | if (mips_in_shared || HAVE_64BIT_SYMBOLS) |
aa6975fb ILT |
12801 | { |
12802 | macro_build (&ex_sym, "lui", "t,u", mips_gp_register, | |
12803 | -1, BFD_RELOC_GPREL16, BFD_RELOC_MIPS_SUB, | |
12804 | BFD_RELOC_HI16_S); | |
12805 | ||
12806 | macro_build (&ex_sym, "addiu", "t,r,j", mips_gp_register, | |
12807 | mips_gp_register, -1, BFD_RELOC_GPREL16, | |
12808 | BFD_RELOC_MIPS_SUB, BFD_RELOC_LO16); | |
12809 | ||
12810 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", mips_gp_register, | |
12811 | mips_gp_register, reg1); | |
12812 | } | |
12813 | else | |
12814 | { | |
12815 | expressionS ex; | |
12816 | ||
12817 | ex.X_op = O_symbol; | |
4184909a | 12818 | ex.X_add_symbol = symbol_find_or_make ("__gnu_local_gp"); |
aa6975fb ILT |
12819 | ex.X_op_symbol = NULL; |
12820 | ex.X_add_number = 0; | |
6e1304d8 | 12821 | |
aa6975fb ILT |
12822 | /* In ELF, this symbol is implicitly an STT_OBJECT symbol. */ |
12823 | symbol_get_bfdsym (ex.X_add_symbol)->flags |= BSF_OBJECT; | |
12824 | ||
12825 | macro_build_lui (&ex, mips_gp_register); | |
12826 | macro_build (&ex, "addiu", "t,r,j", mips_gp_register, | |
12827 | mips_gp_register, BFD_RELOC_LO16); | |
12828 | } | |
f21f8242 | 12829 | |
584892a6 | 12830 | macro_end (); |
6478892d TS |
12831 | |
12832 | demand_empty_rest_of_line (); | |
12833 | } | |
12834 | ||
12835 | static void | |
17a2f251 | 12836 | s_cplocal (int ignore ATTRIBUTE_UNUSED) |
6478892d TS |
12837 | { |
12838 | /* If we are not generating SVR4 PIC code, or if this is not NewABI code, | |
54f4ddb3 | 12839 | .cplocal is ignored. */ |
6478892d TS |
12840 | if (mips_pic != SVR4_PIC || ! HAVE_NEWABI) |
12841 | { | |
12842 | s_ignore (0); | |
12843 | return; | |
12844 | } | |
12845 | ||
12846 | mips_gp_register = tc_get_register (0); | |
85b51719 | 12847 | demand_empty_rest_of_line (); |
6478892d TS |
12848 | } |
12849 | ||
252b5132 RH |
12850 | /* Handle the .cprestore pseudo-op. This stores $gp into a given |
12851 | offset from $sp. The offset is remembered, and after making a PIC | |
12852 | call $gp is restored from that location. */ | |
12853 | ||
12854 | static void | |
17a2f251 | 12855 | s_cprestore (int ignore ATTRIBUTE_UNUSED) |
252b5132 RH |
12856 | { |
12857 | expressionS ex; | |
252b5132 | 12858 | |
6478892d | 12859 | /* If we are not generating SVR4 PIC code, or if this is NewABI code, |
c9914766 | 12860 | .cprestore is ignored. */ |
6478892d | 12861 | if (mips_pic != SVR4_PIC || HAVE_NEWABI) |
252b5132 RH |
12862 | { |
12863 | s_ignore (0); | |
12864 | return; | |
12865 | } | |
12866 | ||
12867 | mips_cprestore_offset = get_absolute_expression (); | |
7a621144 | 12868 | mips_cprestore_valid = 1; |
252b5132 RH |
12869 | |
12870 | ex.X_op = O_constant; | |
12871 | ex.X_add_symbol = NULL; | |
12872 | ex.X_op_symbol = NULL; | |
12873 | ex.X_add_number = mips_cprestore_offset; | |
12874 | ||
584892a6 | 12875 | macro_start (); |
67c0d1eb RS |
12876 | macro_build_ldst_constoffset (&ex, ADDRESS_STORE_INSN, mips_gp_register, |
12877 | SP, HAVE_64BIT_ADDRESSES); | |
584892a6 | 12878 | macro_end (); |
252b5132 RH |
12879 | |
12880 | demand_empty_rest_of_line (); | |
12881 | } | |
12882 | ||
6478892d | 12883 | /* Handle the .cpreturn pseudo-op defined for NewABI PIC code. If an offset |
67c1ffbe | 12884 | was given in the preceding .cpsetup, it results in: |
6478892d | 12885 | ld $gp, offset($sp) |
76b3015f | 12886 | |
6478892d | 12887 | If a register $reg2 was given there, it results in: |
54f4ddb3 TS |
12888 | daddu $gp, $reg2, $0 */ |
12889 | ||
6478892d | 12890 | static void |
17a2f251 | 12891 | s_cpreturn (int ignore ATTRIBUTE_UNUSED) |
6478892d TS |
12892 | { |
12893 | expressionS ex; | |
6478892d TS |
12894 | |
12895 | /* If we are not generating SVR4 PIC code, .cpreturn is ignored. | |
12896 | We also need NewABI support. */ | |
12897 | if (mips_pic != SVR4_PIC || ! HAVE_NEWABI) | |
12898 | { | |
12899 | s_ignore (0); | |
12900 | return; | |
12901 | } | |
12902 | ||
584892a6 | 12903 | macro_start (); |
6478892d TS |
12904 | if (mips_cpreturn_register == -1) |
12905 | { | |
12906 | ex.X_op = O_constant; | |
12907 | ex.X_add_symbol = NULL; | |
12908 | ex.X_op_symbol = NULL; | |
12909 | ex.X_add_number = mips_cpreturn_offset; | |
12910 | ||
67c0d1eb | 12911 | macro_build (&ex, "ld", "t,o(b)", mips_gp_register, BFD_RELOC_LO16, SP); |
6478892d TS |
12912 | } |
12913 | else | |
67c0d1eb | 12914 | macro_build (NULL, "daddu", "d,v,t", mips_gp_register, |
17a2f251 | 12915 | mips_cpreturn_register, 0); |
584892a6 | 12916 | macro_end (); |
6478892d TS |
12917 | |
12918 | demand_empty_rest_of_line (); | |
12919 | } | |
12920 | ||
12921 | /* Handle the .gpvalue pseudo-op. This is used when generating NewABI PIC | |
12922 | code. It sets the offset to use in gp_rel relocations. */ | |
12923 | ||
12924 | static void | |
17a2f251 | 12925 | s_gpvalue (int ignore ATTRIBUTE_UNUSED) |
6478892d TS |
12926 | { |
12927 | /* If we are not generating SVR4 PIC code, .gpvalue is ignored. | |
12928 | We also need NewABI support. */ | |
12929 | if (mips_pic != SVR4_PIC || ! HAVE_NEWABI) | |
12930 | { | |
12931 | s_ignore (0); | |
12932 | return; | |
12933 | } | |
12934 | ||
def2e0dd | 12935 | mips_gprel_offset = get_absolute_expression (); |
6478892d TS |
12936 | |
12937 | demand_empty_rest_of_line (); | |
12938 | } | |
12939 | ||
252b5132 RH |
12940 | /* Handle the .gpword pseudo-op. This is used when generating PIC |
12941 | code. It generates a 32 bit GP relative reloc. */ | |
12942 | ||
12943 | static void | |
17a2f251 | 12944 | s_gpword (int ignore ATTRIBUTE_UNUSED) |
252b5132 | 12945 | { |
a8dbcb85 TS |
12946 | segment_info_type *si; |
12947 | struct insn_label_list *l; | |
252b5132 RH |
12948 | symbolS *label; |
12949 | expressionS ex; | |
12950 | char *p; | |
12951 | ||
12952 | /* When not generating PIC code, this is treated as .word. */ | |
12953 | if (mips_pic != SVR4_PIC) | |
12954 | { | |
12955 | s_cons (2); | |
12956 | return; | |
12957 | } | |
12958 | ||
a8dbcb85 TS |
12959 | si = seg_info (now_seg); |
12960 | l = si->label_list; | |
12961 | label = l != NULL ? l->label : NULL; | |
7d10b47d | 12962 | mips_emit_delays (); |
252b5132 RH |
12963 | if (auto_align) |
12964 | mips_align (2, 0, label); | |
12965 | mips_clear_insn_labels (); | |
12966 | ||
12967 | expression (&ex); | |
12968 | ||
12969 | if (ex.X_op != O_symbol || ex.X_add_number != 0) | |
12970 | { | |
12971 | as_bad (_("Unsupported use of .gpword")); | |
12972 | ignore_rest_of_line (); | |
12973 | } | |
12974 | ||
12975 | p = frag_more (4); | |
17a2f251 | 12976 | md_number_to_chars (p, 0, 4); |
b34976b6 | 12977 | fix_new_exp (frag_now, p - frag_now->fr_literal, 4, &ex, FALSE, |
cdf6fd85 | 12978 | BFD_RELOC_GPREL32); |
252b5132 RH |
12979 | |
12980 | demand_empty_rest_of_line (); | |
12981 | } | |
12982 | ||
10181a0d | 12983 | static void |
17a2f251 | 12984 | s_gpdword (int ignore ATTRIBUTE_UNUSED) |
10181a0d | 12985 | { |
a8dbcb85 TS |
12986 | segment_info_type *si; |
12987 | struct insn_label_list *l; | |
10181a0d AO |
12988 | symbolS *label; |
12989 | expressionS ex; | |
12990 | char *p; | |
12991 | ||
12992 | /* When not generating PIC code, this is treated as .dword. */ | |
12993 | if (mips_pic != SVR4_PIC) | |
12994 | { | |
12995 | s_cons (3); | |
12996 | return; | |
12997 | } | |
12998 | ||
a8dbcb85 TS |
12999 | si = seg_info (now_seg); |
13000 | l = si->label_list; | |
13001 | label = l != NULL ? l->label : NULL; | |
7d10b47d | 13002 | mips_emit_delays (); |
10181a0d AO |
13003 | if (auto_align) |
13004 | mips_align (3, 0, label); | |
13005 | mips_clear_insn_labels (); | |
13006 | ||
13007 | expression (&ex); | |
13008 | ||
13009 | if (ex.X_op != O_symbol || ex.X_add_number != 0) | |
13010 | { | |
13011 | as_bad (_("Unsupported use of .gpdword")); | |
13012 | ignore_rest_of_line (); | |
13013 | } | |
13014 | ||
13015 | p = frag_more (8); | |
17a2f251 | 13016 | md_number_to_chars (p, 0, 8); |
a105a300 | 13017 | fix_new_exp (frag_now, p - frag_now->fr_literal, 4, &ex, FALSE, |
6e1304d8 | 13018 | BFD_RELOC_GPREL32)->fx_tcbit = 1; |
10181a0d AO |
13019 | |
13020 | /* GPREL32 composed with 64 gives a 64-bit GP offset. */ | |
6e1304d8 RS |
13021 | fix_new (frag_now, p - frag_now->fr_literal, 8, NULL, 0, |
13022 | FALSE, BFD_RELOC_64)->fx_tcbit = 1; | |
10181a0d AO |
13023 | |
13024 | demand_empty_rest_of_line (); | |
13025 | } | |
13026 | ||
252b5132 RH |
13027 | /* Handle the .cpadd pseudo-op. This is used when dealing with switch |
13028 | tables in SVR4 PIC code. */ | |
13029 | ||
13030 | static void | |
17a2f251 | 13031 | s_cpadd (int ignore ATTRIBUTE_UNUSED) |
252b5132 | 13032 | { |
252b5132 RH |
13033 | int reg; |
13034 | ||
10181a0d AO |
13035 | /* This is ignored when not generating SVR4 PIC code. */ |
13036 | if (mips_pic != SVR4_PIC) | |
252b5132 RH |
13037 | { |
13038 | s_ignore (0); | |
13039 | return; | |
13040 | } | |
13041 | ||
13042 | /* Add $gp to the register named as an argument. */ | |
584892a6 | 13043 | macro_start (); |
252b5132 | 13044 | reg = tc_get_register (0); |
67c0d1eb | 13045 | macro_build (NULL, ADDRESS_ADD_INSN, "d,v,t", reg, reg, mips_gp_register); |
584892a6 | 13046 | macro_end (); |
252b5132 | 13047 | |
bdaaa2e1 | 13048 | demand_empty_rest_of_line (); |
252b5132 RH |
13049 | } |
13050 | ||
13051 | /* Handle the .insn pseudo-op. This marks instruction labels in | |
13052 | mips16 mode. This permits the linker to handle them specially, | |
13053 | such as generating jalx instructions when needed. We also make | |
13054 | them odd for the duration of the assembly, in order to generate the | |
13055 | right sort of code. We will make them even in the adjust_symtab | |
13056 | routine, while leaving them marked. This is convenient for the | |
13057 | debugger and the disassembler. The linker knows to make them odd | |
13058 | again. */ | |
13059 | ||
13060 | static void | |
17a2f251 | 13061 | s_insn (int ignore ATTRIBUTE_UNUSED) |
252b5132 | 13062 | { |
f9419b05 | 13063 | mips16_mark_labels (); |
252b5132 RH |
13064 | |
13065 | demand_empty_rest_of_line (); | |
13066 | } | |
13067 | ||
13068 | /* Handle a .stabn directive. We need these in order to mark a label | |
13069 | as being a mips16 text label correctly. Sometimes the compiler | |
13070 | will emit a label, followed by a .stabn, and then switch sections. | |
13071 | If the label and .stabn are in mips16 mode, then the label is | |
13072 | really a mips16 text label. */ | |
13073 | ||
13074 | static void | |
17a2f251 | 13075 | s_mips_stab (int type) |
252b5132 | 13076 | { |
f9419b05 | 13077 | if (type == 'n') |
252b5132 RH |
13078 | mips16_mark_labels (); |
13079 | ||
13080 | s_stab (type); | |
13081 | } | |
13082 | ||
54f4ddb3 | 13083 | /* Handle the .weakext pseudo-op as defined in Kane and Heinrich. */ |
252b5132 RH |
13084 | |
13085 | static void | |
17a2f251 | 13086 | s_mips_weakext (int ignore ATTRIBUTE_UNUSED) |
252b5132 RH |
13087 | { |
13088 | char *name; | |
13089 | int c; | |
13090 | symbolS *symbolP; | |
13091 | expressionS exp; | |
13092 | ||
13093 | name = input_line_pointer; | |
13094 | c = get_symbol_end (); | |
13095 | symbolP = symbol_find_or_make (name); | |
13096 | S_SET_WEAK (symbolP); | |
13097 | *input_line_pointer = c; | |
13098 | ||
13099 | SKIP_WHITESPACE (); | |
13100 | ||
13101 | if (! is_end_of_line[(unsigned char) *input_line_pointer]) | |
13102 | { | |
13103 | if (S_IS_DEFINED (symbolP)) | |
13104 | { | |
956cd1d6 | 13105 | as_bad ("ignoring attempt to redefine symbol %s", |
252b5132 RH |
13106 | S_GET_NAME (symbolP)); |
13107 | ignore_rest_of_line (); | |
13108 | return; | |
13109 | } | |
bdaaa2e1 | 13110 | |
252b5132 RH |
13111 | if (*input_line_pointer == ',') |
13112 | { | |
13113 | ++input_line_pointer; | |
13114 | SKIP_WHITESPACE (); | |
13115 | } | |
bdaaa2e1 | 13116 | |
252b5132 RH |
13117 | expression (&exp); |
13118 | if (exp.X_op != O_symbol) | |
13119 | { | |
13120 | as_bad ("bad .weakext directive"); | |
98d3f06f | 13121 | ignore_rest_of_line (); |
252b5132 RH |
13122 | return; |
13123 | } | |
49309057 | 13124 | symbol_set_value_expression (symbolP, &exp); |
252b5132 RH |
13125 | } |
13126 | ||
13127 | demand_empty_rest_of_line (); | |
13128 | } | |
13129 | ||
13130 | /* Parse a register string into a number. Called from the ECOFF code | |
13131 | to parse .frame. The argument is non-zero if this is the frame | |
13132 | register, so that we can record it in mips_frame_reg. */ | |
13133 | ||
13134 | int | |
17a2f251 | 13135 | tc_get_register (int frame) |
252b5132 | 13136 | { |
707bfff6 | 13137 | unsigned int reg; |
252b5132 RH |
13138 | |
13139 | SKIP_WHITESPACE (); | |
707bfff6 TS |
13140 | if (! reg_lookup (&input_line_pointer, RWARN | RTYPE_NUM | RTYPE_GP, ®)) |
13141 | reg = 0; | |
252b5132 | 13142 | if (frame) |
7a621144 DJ |
13143 | { |
13144 | mips_frame_reg = reg != 0 ? reg : SP; | |
13145 | mips_frame_reg_valid = 1; | |
13146 | mips_cprestore_valid = 0; | |
13147 | } | |
252b5132 RH |
13148 | return reg; |
13149 | } | |
13150 | ||
13151 | valueT | |
17a2f251 | 13152 | md_section_align (asection *seg, valueT addr) |
252b5132 RH |
13153 | { |
13154 | int align = bfd_get_section_alignment (stdoutput, seg); | |
13155 | ||
b4c71f56 TS |
13156 | if (IS_ELF) |
13157 | { | |
13158 | /* We don't need to align ELF sections to the full alignment. | |
13159 | However, Irix 5 may prefer that we align them at least to a 16 | |
13160 | byte boundary. We don't bother to align the sections if we | |
13161 | are targeted for an embedded system. */ | |
13162 | if (strcmp (TARGET_OS, "elf") == 0) | |
13163 | return addr; | |
13164 | if (align > 4) | |
13165 | align = 4; | |
13166 | } | |
252b5132 RH |
13167 | |
13168 | return ((addr + (1 << align) - 1) & (-1 << align)); | |
13169 | } | |
13170 | ||
13171 | /* Utility routine, called from above as well. If called while the | |
13172 | input file is still being read, it's only an approximation. (For | |
13173 | example, a symbol may later become defined which appeared to be | |
13174 | undefined earlier.) */ | |
13175 | ||
13176 | static int | |
17a2f251 | 13177 | nopic_need_relax (symbolS *sym, int before_relaxing) |
252b5132 RH |
13178 | { |
13179 | if (sym == 0) | |
13180 | return 0; | |
13181 | ||
4d0d148d | 13182 | if (g_switch_value > 0) |
252b5132 RH |
13183 | { |
13184 | const char *symname; | |
13185 | int change; | |
13186 | ||
c9914766 | 13187 | /* Find out whether this symbol can be referenced off the $gp |
252b5132 RH |
13188 | register. It can be if it is smaller than the -G size or if |
13189 | it is in the .sdata or .sbss section. Certain symbols can | |
c9914766 | 13190 | not be referenced off the $gp, although it appears as though |
252b5132 RH |
13191 | they can. */ |
13192 | symname = S_GET_NAME (sym); | |
13193 | if (symname != (const char *) NULL | |
13194 | && (strcmp (symname, "eprol") == 0 | |
13195 | || strcmp (symname, "etext") == 0 | |
13196 | || strcmp (symname, "_gp") == 0 | |
13197 | || strcmp (symname, "edata") == 0 | |
13198 | || strcmp (symname, "_fbss") == 0 | |
13199 | || strcmp (symname, "_fdata") == 0 | |
13200 | || strcmp (symname, "_ftext") == 0 | |
13201 | || strcmp (symname, "end") == 0 | |
13202 | || strcmp (symname, "_gp_disp") == 0)) | |
13203 | change = 1; | |
13204 | else if ((! S_IS_DEFINED (sym) || S_IS_COMMON (sym)) | |
13205 | && (0 | |
13206 | #ifndef NO_ECOFF_DEBUGGING | |
49309057 ILT |
13207 | || (symbol_get_obj (sym)->ecoff_extern_size != 0 |
13208 | && (symbol_get_obj (sym)->ecoff_extern_size | |
13209 | <= g_switch_value)) | |
252b5132 RH |
13210 | #endif |
13211 | /* We must defer this decision until after the whole | |
13212 | file has been read, since there might be a .extern | |
13213 | after the first use of this symbol. */ | |
13214 | || (before_relaxing | |
13215 | #ifndef NO_ECOFF_DEBUGGING | |
49309057 | 13216 | && symbol_get_obj (sym)->ecoff_extern_size == 0 |
252b5132 RH |
13217 | #endif |
13218 | && S_GET_VALUE (sym) == 0) | |
13219 | || (S_GET_VALUE (sym) != 0 | |
13220 | && S_GET_VALUE (sym) <= g_switch_value))) | |
13221 | change = 0; | |
13222 | else | |
13223 | { | |
13224 | const char *segname; | |
13225 | ||
13226 | segname = segment_name (S_GET_SEGMENT (sym)); | |
13227 | assert (strcmp (segname, ".lit8") != 0 | |
13228 | && strcmp (segname, ".lit4") != 0); | |
13229 | change = (strcmp (segname, ".sdata") != 0 | |
fba2b7f9 GK |
13230 | && strcmp (segname, ".sbss") != 0 |
13231 | && strncmp (segname, ".sdata.", 7) != 0 | |
d4dc2f22 TS |
13232 | && strncmp (segname, ".sbss.", 6) != 0 |
13233 | && strncmp (segname, ".gnu.linkonce.sb.", 17) != 0 | |
fba2b7f9 | 13234 | && strncmp (segname, ".gnu.linkonce.s.", 16) != 0); |
252b5132 RH |
13235 | } |
13236 | return change; | |
13237 | } | |
13238 | else | |
c9914766 | 13239 | /* We are not optimizing for the $gp register. */ |
252b5132 RH |
13240 | return 1; |
13241 | } | |
13242 | ||
5919d012 RS |
13243 | |
13244 | /* Return true if the given symbol should be considered local for SVR4 PIC. */ | |
13245 | ||
13246 | static bfd_boolean | |
17a2f251 | 13247 | pic_need_relax (symbolS *sym, asection *segtype) |
5919d012 RS |
13248 | { |
13249 | asection *symsec; | |
5919d012 RS |
13250 | |
13251 | /* Handle the case of a symbol equated to another symbol. */ | |
13252 | while (symbol_equated_reloc_p (sym)) | |
13253 | { | |
13254 | symbolS *n; | |
13255 | ||
5f0fe04b | 13256 | /* It's possible to get a loop here in a badly written program. */ |
5919d012 RS |
13257 | n = symbol_get_value_expression (sym)->X_add_symbol; |
13258 | if (n == sym) | |
13259 | break; | |
13260 | sym = n; | |
13261 | } | |
13262 | ||
df1f3cda DD |
13263 | if (symbol_section_p (sym)) |
13264 | return TRUE; | |
13265 | ||
5919d012 RS |
13266 | symsec = S_GET_SEGMENT (sym); |
13267 | ||
5919d012 RS |
13268 | /* This must duplicate the test in adjust_reloc_syms. */ |
13269 | return (symsec != &bfd_und_section | |
13270 | && symsec != &bfd_abs_section | |
5f0fe04b TS |
13271 | && !bfd_is_com_section (symsec) |
13272 | && !s_is_linkonce (sym, segtype) | |
5919d012 RS |
13273 | #ifdef OBJ_ELF |
13274 | /* A global or weak symbol is treated as external. */ | |
f43abd2b | 13275 | && (!IS_ELF || (! S_IS_WEAK (sym) && ! S_IS_EXTERNAL (sym))) |
5919d012 RS |
13276 | #endif |
13277 | ); | |
13278 | } | |
13279 | ||
13280 | ||
252b5132 RH |
13281 | /* Given a mips16 variant frag FRAGP, return non-zero if it needs an |
13282 | extended opcode. SEC is the section the frag is in. */ | |
13283 | ||
13284 | static int | |
17a2f251 | 13285 | mips16_extended_frag (fragS *fragp, asection *sec, long stretch) |
252b5132 RH |
13286 | { |
13287 | int type; | |
3994f87e | 13288 | const struct mips16_immed_operand *op; |
252b5132 RH |
13289 | offsetT val; |
13290 | int mintiny, maxtiny; | |
13291 | segT symsec; | |
98aa84af | 13292 | fragS *sym_frag; |
252b5132 RH |
13293 | |
13294 | if (RELAX_MIPS16_USER_SMALL (fragp->fr_subtype)) | |
13295 | return 0; | |
13296 | if (RELAX_MIPS16_USER_EXT (fragp->fr_subtype)) | |
13297 | return 1; | |
13298 | ||
13299 | type = RELAX_MIPS16_TYPE (fragp->fr_subtype); | |
13300 | op = mips16_immed_operands; | |
13301 | while (op->type != type) | |
13302 | { | |
13303 | ++op; | |
13304 | assert (op < mips16_immed_operands + MIPS16_NUM_IMMED); | |
13305 | } | |
13306 | ||
13307 | if (op->unsp) | |
13308 | { | |
13309 | if (type == '<' || type == '>' || type == '[' || type == ']') | |
13310 | { | |
13311 | mintiny = 1; | |
13312 | maxtiny = 1 << op->nbits; | |
13313 | } | |
13314 | else | |
13315 | { | |
13316 | mintiny = 0; | |
13317 | maxtiny = (1 << op->nbits) - 1; | |
13318 | } | |
13319 | } | |
13320 | else | |
13321 | { | |
13322 | mintiny = - (1 << (op->nbits - 1)); | |
13323 | maxtiny = (1 << (op->nbits - 1)) - 1; | |
13324 | } | |
13325 | ||
98aa84af | 13326 | sym_frag = symbol_get_frag (fragp->fr_symbol); |
ac62c346 | 13327 | val = S_GET_VALUE (fragp->fr_symbol); |
98aa84af | 13328 | symsec = S_GET_SEGMENT (fragp->fr_symbol); |
252b5132 RH |
13329 | |
13330 | if (op->pcrel) | |
13331 | { | |
13332 | addressT addr; | |
13333 | ||
13334 | /* We won't have the section when we are called from | |
13335 | mips_relax_frag. However, we will always have been called | |
13336 | from md_estimate_size_before_relax first. If this is a | |
13337 | branch to a different section, we mark it as such. If SEC is | |
13338 | NULL, and the frag is not marked, then it must be a branch to | |
13339 | the same section. */ | |
13340 | if (sec == NULL) | |
13341 | { | |
13342 | if (RELAX_MIPS16_LONG_BRANCH (fragp->fr_subtype)) | |
13343 | return 1; | |
13344 | } | |
13345 | else | |
13346 | { | |
98aa84af | 13347 | /* Must have been called from md_estimate_size_before_relax. */ |
252b5132 RH |
13348 | if (symsec != sec) |
13349 | { | |
13350 | fragp->fr_subtype = | |
13351 | RELAX_MIPS16_MARK_LONG_BRANCH (fragp->fr_subtype); | |
13352 | ||
13353 | /* FIXME: We should support this, and let the linker | |
13354 | catch branches and loads that are out of range. */ | |
13355 | as_bad_where (fragp->fr_file, fragp->fr_line, | |
13356 | _("unsupported PC relative reference to different section")); | |
13357 | ||
13358 | return 1; | |
13359 | } | |
98aa84af AM |
13360 | if (fragp != sym_frag && sym_frag->fr_address == 0) |
13361 | /* Assume non-extended on the first relaxation pass. | |
13362 | The address we have calculated will be bogus if this is | |
13363 | a forward branch to another frag, as the forward frag | |
13364 | will have fr_address == 0. */ | |
13365 | return 0; | |
252b5132 RH |
13366 | } |
13367 | ||
13368 | /* In this case, we know for sure that the symbol fragment is in | |
98aa84af AM |
13369 | the same section. If the relax_marker of the symbol fragment |
13370 | differs from the relax_marker of this fragment, we have not | |
13371 | yet adjusted the symbol fragment fr_address. We want to add | |
252b5132 RH |
13372 | in STRETCH in order to get a better estimate of the address. |
13373 | This particularly matters because of the shift bits. */ | |
13374 | if (stretch != 0 | |
98aa84af | 13375 | && sym_frag->relax_marker != fragp->relax_marker) |
252b5132 RH |
13376 | { |
13377 | fragS *f; | |
13378 | ||
13379 | /* Adjust stretch for any alignment frag. Note that if have | |
13380 | been expanding the earlier code, the symbol may be | |
13381 | defined in what appears to be an earlier frag. FIXME: | |
13382 | This doesn't handle the fr_subtype field, which specifies | |
13383 | a maximum number of bytes to skip when doing an | |
13384 | alignment. */ | |
98aa84af | 13385 | for (f = fragp; f != NULL && f != sym_frag; f = f->fr_next) |
252b5132 RH |
13386 | { |
13387 | if (f->fr_type == rs_align || f->fr_type == rs_align_code) | |
13388 | { | |
13389 | if (stretch < 0) | |
13390 | stretch = - ((- stretch) | |
13391 | & ~ ((1 << (int) f->fr_offset) - 1)); | |
13392 | else | |
13393 | stretch &= ~ ((1 << (int) f->fr_offset) - 1); | |
13394 | if (stretch == 0) | |
13395 | break; | |
13396 | } | |
13397 | } | |
13398 | if (f != NULL) | |
13399 | val += stretch; | |
13400 | } | |
13401 | ||
13402 | addr = fragp->fr_address + fragp->fr_fix; | |
13403 | ||
13404 | /* The base address rules are complicated. The base address of | |
13405 | a branch is the following instruction. The base address of a | |
13406 | PC relative load or add is the instruction itself, but if it | |
13407 | is in a delay slot (in which case it can not be extended) use | |
13408 | the address of the instruction whose delay slot it is in. */ | |
13409 | if (type == 'p' || type == 'q') | |
13410 | { | |
13411 | addr += 2; | |
13412 | ||
13413 | /* If we are currently assuming that this frag should be | |
13414 | extended, then, the current address is two bytes | |
bdaaa2e1 | 13415 | higher. */ |
252b5132 RH |
13416 | if (RELAX_MIPS16_EXTENDED (fragp->fr_subtype)) |
13417 | addr += 2; | |
13418 | ||
13419 | /* Ignore the low bit in the target, since it will be set | |
13420 | for a text label. */ | |
13421 | if ((val & 1) != 0) | |
13422 | --val; | |
13423 | } | |
13424 | else if (RELAX_MIPS16_JAL_DSLOT (fragp->fr_subtype)) | |
13425 | addr -= 4; | |
13426 | else if (RELAX_MIPS16_DSLOT (fragp->fr_subtype)) | |
13427 | addr -= 2; | |
13428 | ||
13429 | val -= addr & ~ ((1 << op->shift) - 1); | |
13430 | ||
13431 | /* Branch offsets have an implicit 0 in the lowest bit. */ | |
13432 | if (type == 'p' || type == 'q') | |
13433 | val /= 2; | |
13434 | ||
13435 | /* If any of the shifted bits are set, we must use an extended | |
13436 | opcode. If the address depends on the size of this | |
13437 | instruction, this can lead to a loop, so we arrange to always | |
13438 | use an extended opcode. We only check this when we are in | |
13439 | the main relaxation loop, when SEC is NULL. */ | |
13440 | if ((val & ((1 << op->shift) - 1)) != 0 && sec == NULL) | |
13441 | { | |
13442 | fragp->fr_subtype = | |
13443 | RELAX_MIPS16_MARK_LONG_BRANCH (fragp->fr_subtype); | |
13444 | return 1; | |
13445 | } | |
13446 | ||
13447 | /* If we are about to mark a frag as extended because the value | |
13448 | is precisely maxtiny + 1, then there is a chance of an | |
13449 | infinite loop as in the following code: | |
13450 | la $4,foo | |
13451 | .skip 1020 | |
13452 | .align 2 | |
13453 | foo: | |
13454 | In this case when the la is extended, foo is 0x3fc bytes | |
13455 | away, so the la can be shrunk, but then foo is 0x400 away, so | |
13456 | the la must be extended. To avoid this loop, we mark the | |
13457 | frag as extended if it was small, and is about to become | |
13458 | extended with a value of maxtiny + 1. */ | |
13459 | if (val == ((maxtiny + 1) << op->shift) | |
13460 | && ! RELAX_MIPS16_EXTENDED (fragp->fr_subtype) | |
13461 | && sec == NULL) | |
13462 | { | |
13463 | fragp->fr_subtype = | |
13464 | RELAX_MIPS16_MARK_LONG_BRANCH (fragp->fr_subtype); | |
13465 | return 1; | |
13466 | } | |
13467 | } | |
13468 | else if (symsec != absolute_section && sec != NULL) | |
13469 | as_bad_where (fragp->fr_file, fragp->fr_line, _("unsupported relocation")); | |
13470 | ||
13471 | if ((val & ((1 << op->shift) - 1)) != 0 | |
13472 | || val < (mintiny << op->shift) | |
13473 | || val > (maxtiny << op->shift)) | |
13474 | return 1; | |
13475 | else | |
13476 | return 0; | |
13477 | } | |
13478 | ||
4a6a3df4 AO |
13479 | /* Compute the length of a branch sequence, and adjust the |
13480 | RELAX_BRANCH_TOOFAR bit accordingly. If FRAGP is NULL, the | |
13481 | worst-case length is computed, with UPDATE being used to indicate | |
13482 | whether an unconditional (-1), branch-likely (+1) or regular (0) | |
13483 | branch is to be computed. */ | |
13484 | static int | |
17a2f251 | 13485 | relaxed_branch_length (fragS *fragp, asection *sec, int update) |
4a6a3df4 | 13486 | { |
b34976b6 | 13487 | bfd_boolean toofar; |
4a6a3df4 AO |
13488 | int length; |
13489 | ||
13490 | if (fragp | |
13491 | && S_IS_DEFINED (fragp->fr_symbol) | |
13492 | && sec == S_GET_SEGMENT (fragp->fr_symbol)) | |
13493 | { | |
13494 | addressT addr; | |
13495 | offsetT val; | |
13496 | ||
13497 | val = S_GET_VALUE (fragp->fr_symbol) + fragp->fr_offset; | |
13498 | ||
13499 | addr = fragp->fr_address + fragp->fr_fix + 4; | |
13500 | ||
13501 | val -= addr; | |
13502 | ||
13503 | toofar = val < - (0x8000 << 2) || val >= (0x8000 << 2); | |
13504 | } | |
13505 | else if (fragp) | |
13506 | /* If the symbol is not defined or it's in a different segment, | |
13507 | assume the user knows what's going on and emit a short | |
13508 | branch. */ | |
b34976b6 | 13509 | toofar = FALSE; |
4a6a3df4 | 13510 | else |
b34976b6 | 13511 | toofar = TRUE; |
4a6a3df4 AO |
13512 | |
13513 | if (fragp && update && toofar != RELAX_BRANCH_TOOFAR (fragp->fr_subtype)) | |
13514 | fragp->fr_subtype | |
af6ae2ad | 13515 | = RELAX_BRANCH_ENCODE (RELAX_BRANCH_UNCOND (fragp->fr_subtype), |
4a6a3df4 AO |
13516 | RELAX_BRANCH_LIKELY (fragp->fr_subtype), |
13517 | RELAX_BRANCH_LINK (fragp->fr_subtype), | |
13518 | toofar); | |
13519 | ||
13520 | length = 4; | |
13521 | if (toofar) | |
13522 | { | |
13523 | if (fragp ? RELAX_BRANCH_LIKELY (fragp->fr_subtype) : (update > 0)) | |
13524 | length += 8; | |
13525 | ||
13526 | if (mips_pic != NO_PIC) | |
13527 | { | |
13528 | /* Additional space for PIC loading of target address. */ | |
13529 | length += 8; | |
13530 | if (mips_opts.isa == ISA_MIPS1) | |
13531 | /* Additional space for $at-stabilizing nop. */ | |
13532 | length += 4; | |
13533 | } | |
13534 | ||
13535 | /* If branch is conditional. */ | |
13536 | if (fragp ? !RELAX_BRANCH_UNCOND (fragp->fr_subtype) : (update >= 0)) | |
13537 | length += 8; | |
13538 | } | |
b34976b6 | 13539 | |
4a6a3df4 AO |
13540 | return length; |
13541 | } | |
13542 | ||
252b5132 RH |
13543 | /* Estimate the size of a frag before relaxing. Unless this is the |
13544 | mips16, we are not really relaxing here, and the final size is | |
13545 | encoded in the subtype information. For the mips16, we have to | |
13546 | decide whether we are using an extended opcode or not. */ | |
13547 | ||
252b5132 | 13548 | int |
17a2f251 | 13549 | md_estimate_size_before_relax (fragS *fragp, asection *segtype) |
252b5132 | 13550 | { |
5919d012 | 13551 | int change; |
252b5132 | 13552 | |
4a6a3df4 AO |
13553 | if (RELAX_BRANCH_P (fragp->fr_subtype)) |
13554 | { | |
13555 | ||
b34976b6 AM |
13556 | fragp->fr_var = relaxed_branch_length (fragp, segtype, FALSE); |
13557 | ||
4a6a3df4 AO |
13558 | return fragp->fr_var; |
13559 | } | |
13560 | ||
252b5132 | 13561 | if (RELAX_MIPS16_P (fragp->fr_subtype)) |
177b4a6a AO |
13562 | /* We don't want to modify the EXTENDED bit here; it might get us |
13563 | into infinite loops. We change it only in mips_relax_frag(). */ | |
13564 | return (RELAX_MIPS16_EXTENDED (fragp->fr_subtype) ? 4 : 2); | |
252b5132 RH |
13565 | |
13566 | if (mips_pic == NO_PIC) | |
5919d012 | 13567 | change = nopic_need_relax (fragp->fr_symbol, 0); |
252b5132 | 13568 | else if (mips_pic == SVR4_PIC) |
5919d012 | 13569 | change = pic_need_relax (fragp->fr_symbol, segtype); |
0a44bf69 RS |
13570 | else if (mips_pic == VXWORKS_PIC) |
13571 | /* For vxworks, GOT16 relocations never have a corresponding LO16. */ | |
13572 | change = 0; | |
252b5132 RH |
13573 | else |
13574 | abort (); | |
13575 | ||
13576 | if (change) | |
13577 | { | |
4d7206a2 | 13578 | fragp->fr_subtype |= RELAX_USE_SECOND; |
4d7206a2 | 13579 | return -RELAX_FIRST (fragp->fr_subtype); |
252b5132 | 13580 | } |
4d7206a2 RS |
13581 | else |
13582 | return -RELAX_SECOND (fragp->fr_subtype); | |
252b5132 RH |
13583 | } |
13584 | ||
13585 | /* This is called to see whether a reloc against a defined symbol | |
de7e6852 | 13586 | should be converted into a reloc against a section. */ |
252b5132 RH |
13587 | |
13588 | int | |
17a2f251 | 13589 | mips_fix_adjustable (fixS *fixp) |
252b5132 | 13590 | { |
252b5132 RH |
13591 | if (fixp->fx_r_type == BFD_RELOC_VTABLE_INHERIT |
13592 | || fixp->fx_r_type == BFD_RELOC_VTABLE_ENTRY) | |
13593 | return 0; | |
a161fe53 | 13594 | |
252b5132 RH |
13595 | if (fixp->fx_addsy == NULL) |
13596 | return 1; | |
a161fe53 | 13597 | |
de7e6852 RS |
13598 | /* If symbol SYM is in a mergeable section, relocations of the form |
13599 | SYM + 0 can usually be made section-relative. The mergeable data | |
13600 | is then identified by the section offset rather than by the symbol. | |
13601 | ||
13602 | However, if we're generating REL LO16 relocations, the offset is split | |
13603 | between the LO16 and parterning high part relocation. The linker will | |
13604 | need to recalculate the complete offset in order to correctly identify | |
13605 | the merge data. | |
13606 | ||
13607 | The linker has traditionally not looked for the parterning high part | |
13608 | relocation, and has thus allowed orphaned R_MIPS_LO16 relocations to be | |
13609 | placed anywhere. Rather than break backwards compatibility by changing | |
13610 | this, it seems better not to force the issue, and instead keep the | |
13611 | original symbol. This will work with either linker behavior. */ | |
704803a9 MR |
13612 | if ((fixp->fx_r_type == BFD_RELOC_LO16 |
13613 | || fixp->fx_r_type == BFD_RELOC_MIPS16_LO16 | |
13614 | || reloc_needs_lo_p (fixp->fx_r_type)) | |
de7e6852 RS |
13615 | && HAVE_IN_PLACE_ADDENDS |
13616 | && (S_GET_SEGMENT (fixp->fx_addsy)->flags & SEC_MERGE) != 0) | |
13617 | return 0; | |
13618 | ||
252b5132 | 13619 | #ifdef OBJ_ELF |
b314ec0e RS |
13620 | /* R_MIPS16_26 relocations against non-MIPS16 functions might resolve |
13621 | to a floating-point stub. The same is true for non-R_MIPS16_26 | |
13622 | relocations against MIPS16 functions; in this case, the stub becomes | |
13623 | the function's canonical address. | |
13624 | ||
13625 | Floating-point stubs are stored in unique .mips16.call.* or | |
13626 | .mips16.fn.* sections. If a stub T for function F is in section S, | |
13627 | the first relocation in section S must be against F; this is how the | |
13628 | linker determines the target function. All relocations that might | |
13629 | resolve to T must also be against F. We therefore have the following | |
13630 | restrictions, which are given in an intentionally-redundant way: | |
13631 | ||
13632 | 1. We cannot reduce R_MIPS16_26 relocations against non-MIPS16 | |
13633 | symbols. | |
13634 | ||
13635 | 2. We cannot reduce a stub's relocations against non-MIPS16 symbols | |
13636 | if that stub might be used. | |
13637 | ||
13638 | 3. We cannot reduce non-R_MIPS16_26 relocations against MIPS16 | |
13639 | symbols. | |
13640 | ||
13641 | 4. We cannot reduce a stub's relocations against MIPS16 symbols if | |
13642 | that stub might be used. | |
13643 | ||
13644 | There is a further restriction: | |
13645 | ||
13646 | 5. We cannot reduce R_MIPS16_26 relocations against MIPS16 symbols | |
13647 | on targets with in-place addends; the relocation field cannot | |
13648 | encode the low bit. | |
13649 | ||
13650 | For simplicity, we deal with (3)-(5) by not reducing _any_ relocation | |
13651 | against a MIPS16 symbol. | |
13652 | ||
13653 | We deal with (1)-(2) by saying that, if there's a R_MIPS16_26 | |
13654 | relocation against some symbol R, no relocation against R may be | |
13655 | reduced. (Note that this deals with (2) as well as (1) because | |
13656 | relocations against global symbols will never be reduced on ELF | |
13657 | targets.) This approach is a little simpler than trying to detect | |
13658 | stub sections, and gives the "all or nothing" per-symbol consistency | |
13659 | that we have for MIPS16 symbols. */ | |
f43abd2b | 13660 | if (IS_ELF |
b314ec0e RS |
13661 | && fixp->fx_subsy == NULL |
13662 | && (S_GET_OTHER (fixp->fx_addsy) == STO_MIPS16 | |
13663 | || *symbol_get_tc (fixp->fx_addsy))) | |
252b5132 RH |
13664 | return 0; |
13665 | #endif | |
a161fe53 | 13666 | |
252b5132 RH |
13667 | return 1; |
13668 | } | |
13669 | ||
13670 | /* Translate internal representation of relocation info to BFD target | |
13671 | format. */ | |
13672 | ||
13673 | arelent ** | |
17a2f251 | 13674 | tc_gen_reloc (asection *section ATTRIBUTE_UNUSED, fixS *fixp) |
252b5132 RH |
13675 | { |
13676 | static arelent *retval[4]; | |
13677 | arelent *reloc; | |
13678 | bfd_reloc_code_real_type code; | |
13679 | ||
4b0cff4e TS |
13680 | memset (retval, 0, sizeof(retval)); |
13681 | reloc = retval[0] = (arelent *) xcalloc (1, sizeof (arelent)); | |
49309057 ILT |
13682 | reloc->sym_ptr_ptr = (asymbol **) xmalloc (sizeof (asymbol *)); |
13683 | *reloc->sym_ptr_ptr = symbol_get_bfdsym (fixp->fx_addsy); | |
252b5132 RH |
13684 | reloc->address = fixp->fx_frag->fr_address + fixp->fx_where; |
13685 | ||
bad36eac DJ |
13686 | if (fixp->fx_pcrel) |
13687 | { | |
13688 | assert (fixp->fx_r_type == BFD_RELOC_16_PCREL_S2); | |
13689 | ||
13690 | /* At this point, fx_addnumber is "symbol offset - pcrel address". | |
13691 | Relocations want only the symbol offset. */ | |
13692 | reloc->addend = fixp->fx_addnumber + reloc->address; | |
f43abd2b | 13693 | if (!IS_ELF) |
bad36eac DJ |
13694 | { |
13695 | /* A gruesome hack which is a result of the gruesome gas | |
13696 | reloc handling. What's worse, for COFF (as opposed to | |
13697 | ECOFF), we might need yet another copy of reloc->address. | |
13698 | See bfd_install_relocation. */ | |
13699 | reloc->addend += reloc->address; | |
13700 | } | |
13701 | } | |
13702 | else | |
13703 | reloc->addend = fixp->fx_addnumber; | |
252b5132 | 13704 | |
438c16b8 TS |
13705 | /* Since the old MIPS ELF ABI uses Rel instead of Rela, encode the vtable |
13706 | entry to be used in the relocation's section offset. */ | |
13707 | if (! HAVE_NEWABI && fixp->fx_r_type == BFD_RELOC_VTABLE_ENTRY) | |
252b5132 RH |
13708 | { |
13709 | reloc->address = reloc->addend; | |
13710 | reloc->addend = 0; | |
13711 | } | |
13712 | ||
252b5132 | 13713 | code = fixp->fx_r_type; |
252b5132 | 13714 | |
bad36eac | 13715 | reloc->howto = bfd_reloc_type_lookup (stdoutput, code); |
252b5132 RH |
13716 | if (reloc->howto == NULL) |
13717 | { | |
13718 | as_bad_where (fixp->fx_file, fixp->fx_line, | |
13719 | _("Can not represent %s relocation in this object file format"), | |
13720 | bfd_get_reloc_code_name (code)); | |
13721 | retval[0] = NULL; | |
13722 | } | |
13723 | ||
13724 | return retval; | |
13725 | } | |
13726 | ||
13727 | /* Relax a machine dependent frag. This returns the amount by which | |
13728 | the current size of the frag should change. */ | |
13729 | ||
13730 | int | |
17a2f251 | 13731 | mips_relax_frag (asection *sec, fragS *fragp, long stretch) |
252b5132 | 13732 | { |
4a6a3df4 AO |
13733 | if (RELAX_BRANCH_P (fragp->fr_subtype)) |
13734 | { | |
13735 | offsetT old_var = fragp->fr_var; | |
b34976b6 AM |
13736 | |
13737 | fragp->fr_var = relaxed_branch_length (fragp, sec, TRUE); | |
4a6a3df4 AO |
13738 | |
13739 | return fragp->fr_var - old_var; | |
13740 | } | |
13741 | ||
252b5132 RH |
13742 | if (! RELAX_MIPS16_P (fragp->fr_subtype)) |
13743 | return 0; | |
13744 | ||
c4e7957c | 13745 | if (mips16_extended_frag (fragp, NULL, stretch)) |
252b5132 RH |
13746 | { |
13747 | if (RELAX_MIPS16_EXTENDED (fragp->fr_subtype)) | |
13748 | return 0; | |
13749 | fragp->fr_subtype = RELAX_MIPS16_MARK_EXTENDED (fragp->fr_subtype); | |
13750 | return 2; | |
13751 | } | |
13752 | else | |
13753 | { | |
13754 | if (! RELAX_MIPS16_EXTENDED (fragp->fr_subtype)) | |
13755 | return 0; | |
13756 | fragp->fr_subtype = RELAX_MIPS16_CLEAR_EXTENDED (fragp->fr_subtype); | |
13757 | return -2; | |
13758 | } | |
13759 | ||
13760 | return 0; | |
13761 | } | |
13762 | ||
13763 | /* Convert a machine dependent frag. */ | |
13764 | ||
13765 | void | |
17a2f251 | 13766 | md_convert_frag (bfd *abfd ATTRIBUTE_UNUSED, segT asec, fragS *fragp) |
252b5132 | 13767 | { |
4a6a3df4 AO |
13768 | if (RELAX_BRANCH_P (fragp->fr_subtype)) |
13769 | { | |
13770 | bfd_byte *buf; | |
13771 | unsigned long insn; | |
13772 | expressionS exp; | |
13773 | fixS *fixp; | |
b34976b6 | 13774 | |
4a6a3df4 AO |
13775 | buf = (bfd_byte *)fragp->fr_literal + fragp->fr_fix; |
13776 | ||
13777 | if (target_big_endian) | |
13778 | insn = bfd_getb32 (buf); | |
13779 | else | |
13780 | insn = bfd_getl32 (buf); | |
b34976b6 | 13781 | |
4a6a3df4 AO |
13782 | if (!RELAX_BRANCH_TOOFAR (fragp->fr_subtype)) |
13783 | { | |
13784 | /* We generate a fixup instead of applying it right now | |
13785 | because, if there are linker relaxations, we're going to | |
13786 | need the relocations. */ | |
13787 | exp.X_op = O_symbol; | |
13788 | exp.X_add_symbol = fragp->fr_symbol; | |
13789 | exp.X_add_number = fragp->fr_offset; | |
13790 | ||
13791 | fixp = fix_new_exp (fragp, buf - (bfd_byte *)fragp->fr_literal, | |
3994f87e | 13792 | 4, &exp, TRUE, BFD_RELOC_16_PCREL_S2); |
4a6a3df4 AO |
13793 | fixp->fx_file = fragp->fr_file; |
13794 | fixp->fx_line = fragp->fr_line; | |
b34976b6 | 13795 | |
2132e3a3 | 13796 | md_number_to_chars ((char *) buf, insn, 4); |
4a6a3df4 AO |
13797 | buf += 4; |
13798 | } | |
13799 | else | |
13800 | { | |
13801 | int i; | |
13802 | ||
13803 | as_warn_where (fragp->fr_file, fragp->fr_line, | |
13804 | _("relaxed out-of-range branch into a jump")); | |
13805 | ||
13806 | if (RELAX_BRANCH_UNCOND (fragp->fr_subtype)) | |
13807 | goto uncond; | |
13808 | ||
13809 | if (!RELAX_BRANCH_LIKELY (fragp->fr_subtype)) | |
13810 | { | |
13811 | /* Reverse the branch. */ | |
13812 | switch ((insn >> 28) & 0xf) | |
13813 | { | |
13814 | case 4: | |
13815 | /* bc[0-3][tf]l? and bc1any[24][ft] instructions can | |
13816 | have the condition reversed by tweaking a single | |
13817 | bit, and their opcodes all have 0x4???????. */ | |
13818 | assert ((insn & 0xf1000000) == 0x41000000); | |
13819 | insn ^= 0x00010000; | |
13820 | break; | |
13821 | ||
13822 | case 0: | |
13823 | /* bltz 0x04000000 bgez 0x04010000 | |
54f4ddb3 | 13824 | bltzal 0x04100000 bgezal 0x04110000 */ |
4a6a3df4 AO |
13825 | assert ((insn & 0xfc0e0000) == 0x04000000); |
13826 | insn ^= 0x00010000; | |
13827 | break; | |
b34976b6 | 13828 | |
4a6a3df4 AO |
13829 | case 1: |
13830 | /* beq 0x10000000 bne 0x14000000 | |
54f4ddb3 | 13831 | blez 0x18000000 bgtz 0x1c000000 */ |
4a6a3df4 AO |
13832 | insn ^= 0x04000000; |
13833 | break; | |
13834 | ||
13835 | default: | |
13836 | abort (); | |
13837 | } | |
13838 | } | |
13839 | ||
13840 | if (RELAX_BRANCH_LINK (fragp->fr_subtype)) | |
13841 | { | |
13842 | /* Clear the and-link bit. */ | |
13843 | assert ((insn & 0xfc1c0000) == 0x04100000); | |
13844 | ||
54f4ddb3 TS |
13845 | /* bltzal 0x04100000 bgezal 0x04110000 |
13846 | bltzall 0x04120000 bgezall 0x04130000 */ | |
4a6a3df4 AO |
13847 | insn &= ~0x00100000; |
13848 | } | |
13849 | ||
13850 | /* Branch over the branch (if the branch was likely) or the | |
13851 | full jump (not likely case). Compute the offset from the | |
13852 | current instruction to branch to. */ | |
13853 | if (RELAX_BRANCH_LIKELY (fragp->fr_subtype)) | |
13854 | i = 16; | |
13855 | else | |
13856 | { | |
13857 | /* How many bytes in instructions we've already emitted? */ | |
13858 | i = buf - (bfd_byte *)fragp->fr_literal - fragp->fr_fix; | |
13859 | /* How many bytes in instructions from here to the end? */ | |
13860 | i = fragp->fr_var - i; | |
13861 | } | |
13862 | /* Convert to instruction count. */ | |
13863 | i >>= 2; | |
13864 | /* Branch counts from the next instruction. */ | |
b34976b6 | 13865 | i--; |
4a6a3df4 AO |
13866 | insn |= i; |
13867 | /* Branch over the jump. */ | |
2132e3a3 | 13868 | md_number_to_chars ((char *) buf, insn, 4); |
4a6a3df4 AO |
13869 | buf += 4; |
13870 | ||
54f4ddb3 | 13871 | /* nop */ |
2132e3a3 | 13872 | md_number_to_chars ((char *) buf, 0, 4); |
4a6a3df4 AO |
13873 | buf += 4; |
13874 | ||
13875 | if (RELAX_BRANCH_LIKELY (fragp->fr_subtype)) | |
13876 | { | |
13877 | /* beql $0, $0, 2f */ | |
13878 | insn = 0x50000000; | |
13879 | /* Compute the PC offset from the current instruction to | |
13880 | the end of the variable frag. */ | |
13881 | /* How many bytes in instructions we've already emitted? */ | |
13882 | i = buf - (bfd_byte *)fragp->fr_literal - fragp->fr_fix; | |
13883 | /* How many bytes in instructions from here to the end? */ | |
13884 | i = fragp->fr_var - i; | |
13885 | /* Convert to instruction count. */ | |
13886 | i >>= 2; | |
13887 | /* Don't decrement i, because we want to branch over the | |
13888 | delay slot. */ | |
13889 | ||
13890 | insn |= i; | |
2132e3a3 | 13891 | md_number_to_chars ((char *) buf, insn, 4); |
4a6a3df4 AO |
13892 | buf += 4; |
13893 | ||
2132e3a3 | 13894 | md_number_to_chars ((char *) buf, 0, 4); |
4a6a3df4 AO |
13895 | buf += 4; |
13896 | } | |
13897 | ||
13898 | uncond: | |
13899 | if (mips_pic == NO_PIC) | |
13900 | { | |
13901 | /* j or jal. */ | |
13902 | insn = (RELAX_BRANCH_LINK (fragp->fr_subtype) | |
13903 | ? 0x0c000000 : 0x08000000); | |
13904 | exp.X_op = O_symbol; | |
13905 | exp.X_add_symbol = fragp->fr_symbol; | |
13906 | exp.X_add_number = fragp->fr_offset; | |
13907 | ||
13908 | fixp = fix_new_exp (fragp, buf - (bfd_byte *)fragp->fr_literal, | |
3994f87e | 13909 | 4, &exp, FALSE, BFD_RELOC_MIPS_JMP); |
4a6a3df4 AO |
13910 | fixp->fx_file = fragp->fr_file; |
13911 | fixp->fx_line = fragp->fr_line; | |
13912 | ||
2132e3a3 | 13913 | md_number_to_chars ((char *) buf, insn, 4); |
4a6a3df4 AO |
13914 | buf += 4; |
13915 | } | |
13916 | else | |
13917 | { | |
13918 | /* lw/ld $at, <sym>($gp) R_MIPS_GOT16 */ | |
13919 | insn = HAVE_64BIT_ADDRESSES ? 0xdf810000 : 0x8f810000; | |
13920 | exp.X_op = O_symbol; | |
13921 | exp.X_add_symbol = fragp->fr_symbol; | |
13922 | exp.X_add_number = fragp->fr_offset; | |
13923 | ||
13924 | if (fragp->fr_offset) | |
13925 | { | |
13926 | exp.X_add_symbol = make_expr_symbol (&exp); | |
13927 | exp.X_add_number = 0; | |
13928 | } | |
13929 | ||
13930 | fixp = fix_new_exp (fragp, buf - (bfd_byte *)fragp->fr_literal, | |
3994f87e | 13931 | 4, &exp, FALSE, BFD_RELOC_MIPS_GOT16); |
4a6a3df4 AO |
13932 | fixp->fx_file = fragp->fr_file; |
13933 | fixp->fx_line = fragp->fr_line; | |
13934 | ||
2132e3a3 | 13935 | md_number_to_chars ((char *) buf, insn, 4); |
4a6a3df4 | 13936 | buf += 4; |
b34976b6 | 13937 | |
4a6a3df4 AO |
13938 | if (mips_opts.isa == ISA_MIPS1) |
13939 | { | |
13940 | /* nop */ | |
2132e3a3 | 13941 | md_number_to_chars ((char *) buf, 0, 4); |
4a6a3df4 AO |
13942 | buf += 4; |
13943 | } | |
13944 | ||
13945 | /* d/addiu $at, $at, <sym> R_MIPS_LO16 */ | |
13946 | insn = HAVE_64BIT_ADDRESSES ? 0x64210000 : 0x24210000; | |
13947 | ||
13948 | fixp = fix_new_exp (fragp, buf - (bfd_byte *)fragp->fr_literal, | |
3994f87e | 13949 | 4, &exp, FALSE, BFD_RELOC_LO16); |
4a6a3df4 AO |
13950 | fixp->fx_file = fragp->fr_file; |
13951 | fixp->fx_line = fragp->fr_line; | |
b34976b6 | 13952 | |
2132e3a3 | 13953 | md_number_to_chars ((char *) buf, insn, 4); |
4a6a3df4 AO |
13954 | buf += 4; |
13955 | ||
13956 | /* j(al)r $at. */ | |
13957 | if (RELAX_BRANCH_LINK (fragp->fr_subtype)) | |
13958 | insn = 0x0020f809; | |
13959 | else | |
13960 | insn = 0x00200008; | |
13961 | ||
2132e3a3 | 13962 | md_number_to_chars ((char *) buf, insn, 4); |
4a6a3df4 AO |
13963 | buf += 4; |
13964 | } | |
13965 | } | |
13966 | ||
13967 | assert (buf == (bfd_byte *)fragp->fr_literal | |
13968 | + fragp->fr_fix + fragp->fr_var); | |
13969 | ||
13970 | fragp->fr_fix += fragp->fr_var; | |
13971 | ||
13972 | return; | |
13973 | } | |
13974 | ||
252b5132 RH |
13975 | if (RELAX_MIPS16_P (fragp->fr_subtype)) |
13976 | { | |
13977 | int type; | |
3994f87e | 13978 | const struct mips16_immed_operand *op; |
b34976b6 | 13979 | bfd_boolean small, ext; |
252b5132 RH |
13980 | offsetT val; |
13981 | bfd_byte *buf; | |
13982 | unsigned long insn; | |
b34976b6 | 13983 | bfd_boolean use_extend; |
252b5132 RH |
13984 | unsigned short extend; |
13985 | ||
13986 | type = RELAX_MIPS16_TYPE (fragp->fr_subtype); | |
13987 | op = mips16_immed_operands; | |
13988 | while (op->type != type) | |
13989 | ++op; | |
13990 | ||
13991 | if (RELAX_MIPS16_EXTENDED (fragp->fr_subtype)) | |
13992 | { | |
b34976b6 AM |
13993 | small = FALSE; |
13994 | ext = TRUE; | |
252b5132 RH |
13995 | } |
13996 | else | |
13997 | { | |
b34976b6 AM |
13998 | small = TRUE; |
13999 | ext = FALSE; | |
252b5132 RH |
14000 | } |
14001 | ||
6386f3a7 | 14002 | resolve_symbol_value (fragp->fr_symbol); |
252b5132 RH |
14003 | val = S_GET_VALUE (fragp->fr_symbol); |
14004 | if (op->pcrel) | |
14005 | { | |
14006 | addressT addr; | |
14007 | ||
14008 | addr = fragp->fr_address + fragp->fr_fix; | |
14009 | ||
14010 | /* The rules for the base address of a PC relative reloc are | |
14011 | complicated; see mips16_extended_frag. */ | |
14012 | if (type == 'p' || type == 'q') | |
14013 | { | |
14014 | addr += 2; | |
14015 | if (ext) | |
14016 | addr += 2; | |
14017 | /* Ignore the low bit in the target, since it will be | |
14018 | set for a text label. */ | |
14019 | if ((val & 1) != 0) | |
14020 | --val; | |
14021 | } | |
14022 | else if (RELAX_MIPS16_JAL_DSLOT (fragp->fr_subtype)) | |
14023 | addr -= 4; | |
14024 | else if (RELAX_MIPS16_DSLOT (fragp->fr_subtype)) | |
14025 | addr -= 2; | |
14026 | ||
14027 | addr &= ~ (addressT) ((1 << op->shift) - 1); | |
14028 | val -= addr; | |
14029 | ||
14030 | /* Make sure the section winds up with the alignment we have | |
14031 | assumed. */ | |
14032 | if (op->shift > 0) | |
14033 | record_alignment (asec, op->shift); | |
14034 | } | |
14035 | ||
14036 | if (ext | |
14037 | && (RELAX_MIPS16_JAL_DSLOT (fragp->fr_subtype) | |
14038 | || RELAX_MIPS16_DSLOT (fragp->fr_subtype))) | |
14039 | as_warn_where (fragp->fr_file, fragp->fr_line, | |
14040 | _("extended instruction in delay slot")); | |
14041 | ||
14042 | buf = (bfd_byte *) (fragp->fr_literal + fragp->fr_fix); | |
14043 | ||
14044 | if (target_big_endian) | |
14045 | insn = bfd_getb16 (buf); | |
14046 | else | |
14047 | insn = bfd_getl16 (buf); | |
14048 | ||
14049 | mips16_immed (fragp->fr_file, fragp->fr_line, type, val, | |
14050 | RELAX_MIPS16_USER_EXT (fragp->fr_subtype), | |
14051 | small, ext, &insn, &use_extend, &extend); | |
14052 | ||
14053 | if (use_extend) | |
14054 | { | |
2132e3a3 | 14055 | md_number_to_chars ((char *) buf, 0xf000 | extend, 2); |
252b5132 RH |
14056 | fragp->fr_fix += 2; |
14057 | buf += 2; | |
14058 | } | |
14059 | ||
2132e3a3 | 14060 | md_number_to_chars ((char *) buf, insn, 2); |
252b5132 RH |
14061 | fragp->fr_fix += 2; |
14062 | buf += 2; | |
14063 | } | |
14064 | else | |
14065 | { | |
4d7206a2 RS |
14066 | int first, second; |
14067 | fixS *fixp; | |
252b5132 | 14068 | |
4d7206a2 RS |
14069 | first = RELAX_FIRST (fragp->fr_subtype); |
14070 | second = RELAX_SECOND (fragp->fr_subtype); | |
14071 | fixp = (fixS *) fragp->fr_opcode; | |
252b5132 | 14072 | |
584892a6 RS |
14073 | /* Possibly emit a warning if we've chosen the longer option. */ |
14074 | if (((fragp->fr_subtype & RELAX_USE_SECOND) != 0) | |
14075 | == ((fragp->fr_subtype & RELAX_SECOND_LONGER) != 0)) | |
14076 | { | |
14077 | const char *msg = macro_warning (fragp->fr_subtype); | |
14078 | if (msg != 0) | |
14079 | as_warn_where (fragp->fr_file, fragp->fr_line, msg); | |
14080 | } | |
14081 | ||
4d7206a2 RS |
14082 | /* Go through all the fixups for the first sequence. Disable them |
14083 | (by marking them as done) if we're going to use the second | |
14084 | sequence instead. */ | |
14085 | while (fixp | |
14086 | && fixp->fx_frag == fragp | |
14087 | && fixp->fx_where < fragp->fr_fix - second) | |
14088 | { | |
14089 | if (fragp->fr_subtype & RELAX_USE_SECOND) | |
14090 | fixp->fx_done = 1; | |
14091 | fixp = fixp->fx_next; | |
14092 | } | |
252b5132 | 14093 | |
4d7206a2 RS |
14094 | /* Go through the fixups for the second sequence. Disable them if |
14095 | we're going to use the first sequence, otherwise adjust their | |
14096 | addresses to account for the relaxation. */ | |
14097 | while (fixp && fixp->fx_frag == fragp) | |
14098 | { | |
14099 | if (fragp->fr_subtype & RELAX_USE_SECOND) | |
14100 | fixp->fx_where -= first; | |
14101 | else | |
14102 | fixp->fx_done = 1; | |
14103 | fixp = fixp->fx_next; | |
14104 | } | |
14105 | ||
14106 | /* Now modify the frag contents. */ | |
14107 | if (fragp->fr_subtype & RELAX_USE_SECOND) | |
14108 | { | |
14109 | char *start; | |
14110 | ||
14111 | start = fragp->fr_literal + fragp->fr_fix - first - second; | |
14112 | memmove (start, start + first, second); | |
14113 | fragp->fr_fix -= first; | |
14114 | } | |
14115 | else | |
14116 | fragp->fr_fix -= second; | |
252b5132 RH |
14117 | } |
14118 | } | |
14119 | ||
14120 | #ifdef OBJ_ELF | |
14121 | ||
14122 | /* This function is called after the relocs have been generated. | |
14123 | We've been storing mips16 text labels as odd. Here we convert them | |
14124 | back to even for the convenience of the debugger. */ | |
14125 | ||
14126 | void | |
17a2f251 | 14127 | mips_frob_file_after_relocs (void) |
252b5132 RH |
14128 | { |
14129 | asymbol **syms; | |
14130 | unsigned int count, i; | |
14131 | ||
f43abd2b | 14132 | if (!IS_ELF) |
252b5132 RH |
14133 | return; |
14134 | ||
14135 | syms = bfd_get_outsymbols (stdoutput); | |
14136 | count = bfd_get_symcount (stdoutput); | |
14137 | for (i = 0; i < count; i++, syms++) | |
14138 | { | |
14139 | if (elf_symbol (*syms)->internal_elf_sym.st_other == STO_MIPS16 | |
14140 | && ((*syms)->value & 1) != 0) | |
14141 | { | |
14142 | (*syms)->value &= ~1; | |
14143 | /* If the symbol has an odd size, it was probably computed | |
14144 | incorrectly, so adjust that as well. */ | |
14145 | if ((elf_symbol (*syms)->internal_elf_sym.st_size & 1) != 0) | |
14146 | ++elf_symbol (*syms)->internal_elf_sym.st_size; | |
14147 | } | |
14148 | } | |
14149 | } | |
14150 | ||
14151 | #endif | |
14152 | ||
14153 | /* This function is called whenever a label is defined. It is used | |
14154 | when handling branch delays; if a branch has a label, we assume we | |
14155 | can not move it. */ | |
14156 | ||
14157 | void | |
17a2f251 | 14158 | mips_define_label (symbolS *sym) |
252b5132 | 14159 | { |
a8dbcb85 | 14160 | segment_info_type *si = seg_info (now_seg); |
252b5132 RH |
14161 | struct insn_label_list *l; |
14162 | ||
14163 | if (free_insn_labels == NULL) | |
14164 | l = (struct insn_label_list *) xmalloc (sizeof *l); | |
14165 | else | |
14166 | { | |
14167 | l = free_insn_labels; | |
14168 | free_insn_labels = l->next; | |
14169 | } | |
14170 | ||
14171 | l->label = sym; | |
a8dbcb85 TS |
14172 | l->next = si->label_list; |
14173 | si->label_list = l; | |
07a53e5c RH |
14174 | |
14175 | #ifdef OBJ_ELF | |
14176 | dwarf2_emit_label (sym); | |
14177 | #endif | |
252b5132 RH |
14178 | } |
14179 | \f | |
14180 | #if defined (OBJ_ELF) || defined (OBJ_MAYBE_ELF) | |
14181 | ||
14182 | /* Some special processing for a MIPS ELF file. */ | |
14183 | ||
14184 | void | |
17a2f251 | 14185 | mips_elf_final_processing (void) |
252b5132 RH |
14186 | { |
14187 | /* Write out the register information. */ | |
316f5878 | 14188 | if (mips_abi != N64_ABI) |
252b5132 RH |
14189 | { |
14190 | Elf32_RegInfo s; | |
14191 | ||
14192 | s.ri_gprmask = mips_gprmask; | |
14193 | s.ri_cprmask[0] = mips_cprmask[0]; | |
14194 | s.ri_cprmask[1] = mips_cprmask[1]; | |
14195 | s.ri_cprmask[2] = mips_cprmask[2]; | |
14196 | s.ri_cprmask[3] = mips_cprmask[3]; | |
14197 | /* The gp_value field is set by the MIPS ELF backend. */ | |
14198 | ||
14199 | bfd_mips_elf32_swap_reginfo_out (stdoutput, &s, | |
14200 | ((Elf32_External_RegInfo *) | |
14201 | mips_regmask_frag)); | |
14202 | } | |
14203 | else | |
14204 | { | |
14205 | Elf64_Internal_RegInfo s; | |
14206 | ||
14207 | s.ri_gprmask = mips_gprmask; | |
14208 | s.ri_pad = 0; | |
14209 | s.ri_cprmask[0] = mips_cprmask[0]; | |
14210 | s.ri_cprmask[1] = mips_cprmask[1]; | |
14211 | s.ri_cprmask[2] = mips_cprmask[2]; | |
14212 | s.ri_cprmask[3] = mips_cprmask[3]; | |
14213 | /* The gp_value field is set by the MIPS ELF backend. */ | |
14214 | ||
14215 | bfd_mips_elf64_swap_reginfo_out (stdoutput, &s, | |
14216 | ((Elf64_External_RegInfo *) | |
14217 | mips_regmask_frag)); | |
14218 | } | |
14219 | ||
14220 | /* Set the MIPS ELF flag bits. FIXME: There should probably be some | |
14221 | sort of BFD interface for this. */ | |
14222 | if (mips_any_noreorder) | |
14223 | elf_elfheader (stdoutput)->e_flags |= EF_MIPS_NOREORDER; | |
14224 | if (mips_pic != NO_PIC) | |
143d77c5 | 14225 | { |
252b5132 | 14226 | elf_elfheader (stdoutput)->e_flags |= EF_MIPS_PIC; |
143d77c5 EC |
14227 | elf_elfheader (stdoutput)->e_flags |= EF_MIPS_CPIC; |
14228 | } | |
14229 | if (mips_abicalls) | |
14230 | elf_elfheader (stdoutput)->e_flags |= EF_MIPS_CPIC; | |
252b5132 | 14231 | |
98d3f06f | 14232 | /* Set MIPS ELF flags for ASEs. */ |
74cd071d CF |
14233 | /* We may need to define a new flag for DSP ASE, and set this flag when |
14234 | file_ase_dsp is true. */ | |
8b082fb1 | 14235 | /* Same for DSP R2. */ |
ef2e4d86 CF |
14236 | /* We may need to define a new flag for MT ASE, and set this flag when |
14237 | file_ase_mt is true. */ | |
a4672219 TS |
14238 | if (file_ase_mips16) |
14239 | elf_elfheader (stdoutput)->e_flags |= EF_MIPS_ARCH_ASE_M16; | |
1f25f5d3 CD |
14240 | #if 0 /* XXX FIXME */ |
14241 | if (file_ase_mips3d) | |
14242 | elf_elfheader (stdoutput)->e_flags |= ???; | |
14243 | #endif | |
deec1734 CD |
14244 | if (file_ase_mdmx) |
14245 | elf_elfheader (stdoutput)->e_flags |= EF_MIPS_ARCH_ASE_MDMX; | |
1f25f5d3 | 14246 | |
bdaaa2e1 | 14247 | /* Set the MIPS ELF ABI flags. */ |
316f5878 | 14248 | if (mips_abi == O32_ABI && USE_E_MIPS_ABI_O32) |
252b5132 | 14249 | elf_elfheader (stdoutput)->e_flags |= E_MIPS_ABI_O32; |
316f5878 | 14250 | else if (mips_abi == O64_ABI) |
252b5132 | 14251 | elf_elfheader (stdoutput)->e_flags |= E_MIPS_ABI_O64; |
316f5878 | 14252 | else if (mips_abi == EABI_ABI) |
252b5132 | 14253 | { |
316f5878 | 14254 | if (!file_mips_gp32) |
252b5132 RH |
14255 | elf_elfheader (stdoutput)->e_flags |= E_MIPS_ABI_EABI64; |
14256 | else | |
14257 | elf_elfheader (stdoutput)->e_flags |= E_MIPS_ABI_EABI32; | |
14258 | } | |
316f5878 | 14259 | else if (mips_abi == N32_ABI) |
be00bddd TS |
14260 | elf_elfheader (stdoutput)->e_flags |= EF_MIPS_ABI2; |
14261 | ||
c9914766 | 14262 | /* Nothing to do for N64_ABI. */ |
252b5132 RH |
14263 | |
14264 | if (mips_32bitmode) | |
14265 | elf_elfheader (stdoutput)->e_flags |= EF_MIPS_32BITMODE; | |
ad3fea08 TS |
14266 | |
14267 | #if 0 /* XXX FIXME */ | |
14268 | /* 32 bit code with 64 bit FP registers. */ | |
14269 | if (!file_mips_fp32 && ABI_NEEDS_32BIT_REGS (mips_abi)) | |
14270 | elf_elfheader (stdoutput)->e_flags |= ???; | |
14271 | #endif | |
252b5132 RH |
14272 | } |
14273 | ||
14274 | #endif /* OBJ_ELF || OBJ_MAYBE_ELF */ | |
14275 | \f | |
beae10d5 | 14276 | typedef struct proc { |
9b2f1d35 EC |
14277 | symbolS *func_sym; |
14278 | symbolS *func_end_sym; | |
beae10d5 KH |
14279 | unsigned long reg_mask; |
14280 | unsigned long reg_offset; | |
14281 | unsigned long fpreg_mask; | |
14282 | unsigned long fpreg_offset; | |
14283 | unsigned long frame_offset; | |
14284 | unsigned long frame_reg; | |
14285 | unsigned long pc_reg; | |
14286 | } procS; | |
252b5132 RH |
14287 | |
14288 | static procS cur_proc; | |
14289 | static procS *cur_proc_ptr; | |
14290 | static int numprocs; | |
14291 | ||
0a9ef439 | 14292 | /* Fill in an rs_align_code fragment. */ |
a19d8eb0 | 14293 | |
0a9ef439 | 14294 | void |
17a2f251 | 14295 | mips_handle_align (fragS *fragp) |
a19d8eb0 | 14296 | { |
0a9ef439 RH |
14297 | if (fragp->fr_type != rs_align_code) |
14298 | return; | |
14299 | ||
14300 | if (mips_opts.mips16) | |
a19d8eb0 CP |
14301 | { |
14302 | static const unsigned char be_nop[] = { 0x65, 0x00 }; | |
14303 | static const unsigned char le_nop[] = { 0x00, 0x65 }; | |
14304 | ||
0a9ef439 RH |
14305 | int bytes; |
14306 | char *p; | |
a19d8eb0 | 14307 | |
0a9ef439 RH |
14308 | bytes = fragp->fr_next->fr_address - fragp->fr_address - fragp->fr_fix; |
14309 | p = fragp->fr_literal + fragp->fr_fix; | |
14310 | ||
14311 | if (bytes & 1) | |
14312 | { | |
14313 | *p++ = 0; | |
f9419b05 | 14314 | fragp->fr_fix++; |
0a9ef439 RH |
14315 | } |
14316 | ||
14317 | memcpy (p, (target_big_endian ? be_nop : le_nop), 2); | |
14318 | fragp->fr_var = 2; | |
a19d8eb0 CP |
14319 | } |
14320 | ||
0a9ef439 | 14321 | /* For mips32, a nop is a zero, which we trivially get by doing nothing. */ |
a19d8eb0 CP |
14322 | } |
14323 | ||
252b5132 | 14324 | static void |
17a2f251 | 14325 | md_obj_begin (void) |
252b5132 RH |
14326 | { |
14327 | } | |
14328 | ||
14329 | static void | |
17a2f251 | 14330 | md_obj_end (void) |
252b5132 | 14331 | { |
54f4ddb3 | 14332 | /* Check for premature end, nesting errors, etc. */ |
252b5132 | 14333 | if (cur_proc_ptr) |
9a41af64 | 14334 | as_warn (_("missing .end at end of assembly")); |
252b5132 RH |
14335 | } |
14336 | ||
14337 | static long | |
17a2f251 | 14338 | get_number (void) |
252b5132 RH |
14339 | { |
14340 | int negative = 0; | |
14341 | long val = 0; | |
14342 | ||
14343 | if (*input_line_pointer == '-') | |
14344 | { | |
14345 | ++input_line_pointer; | |
14346 | negative = 1; | |
14347 | } | |
3882b010 | 14348 | if (!ISDIGIT (*input_line_pointer)) |
956cd1d6 | 14349 | as_bad (_("expected simple number")); |
252b5132 RH |
14350 | if (input_line_pointer[0] == '0') |
14351 | { | |
14352 | if (input_line_pointer[1] == 'x') | |
14353 | { | |
14354 | input_line_pointer += 2; | |
3882b010 | 14355 | while (ISXDIGIT (*input_line_pointer)) |
252b5132 RH |
14356 | { |
14357 | val <<= 4; | |
14358 | val |= hex_value (*input_line_pointer++); | |
14359 | } | |
14360 | return negative ? -val : val; | |
14361 | } | |
14362 | else | |
14363 | { | |
14364 | ++input_line_pointer; | |
3882b010 | 14365 | while (ISDIGIT (*input_line_pointer)) |
252b5132 RH |
14366 | { |
14367 | val <<= 3; | |
14368 | val |= *input_line_pointer++ - '0'; | |
14369 | } | |
14370 | return negative ? -val : val; | |
14371 | } | |
14372 | } | |
3882b010 | 14373 | if (!ISDIGIT (*input_line_pointer)) |
252b5132 RH |
14374 | { |
14375 | printf (_(" *input_line_pointer == '%c' 0x%02x\n"), | |
14376 | *input_line_pointer, *input_line_pointer); | |
956cd1d6 | 14377 | as_warn (_("invalid number")); |
252b5132 RH |
14378 | return -1; |
14379 | } | |
3882b010 | 14380 | while (ISDIGIT (*input_line_pointer)) |
252b5132 RH |
14381 | { |
14382 | val *= 10; | |
14383 | val += *input_line_pointer++ - '0'; | |
14384 | } | |
14385 | return negative ? -val : val; | |
14386 | } | |
14387 | ||
14388 | /* The .file directive; just like the usual .file directive, but there | |
c5dd6aab DJ |
14389 | is an initial number which is the ECOFF file index. In the non-ECOFF |
14390 | case .file implies DWARF-2. */ | |
14391 | ||
14392 | static void | |
17a2f251 | 14393 | s_mips_file (int x ATTRIBUTE_UNUSED) |
c5dd6aab | 14394 | { |
ecb4347a DJ |
14395 | static int first_file_directive = 0; |
14396 | ||
c5dd6aab DJ |
14397 | if (ECOFF_DEBUGGING) |
14398 | { | |
14399 | get_number (); | |
14400 | s_app_file (0); | |
14401 | } | |
14402 | else | |
ecb4347a DJ |
14403 | { |
14404 | char *filename; | |
14405 | ||
14406 | filename = dwarf2_directive_file (0); | |
14407 | ||
14408 | /* Versions of GCC up to 3.1 start files with a ".file" | |
14409 | directive even for stabs output. Make sure that this | |
14410 | ".file" is handled. Note that you need a version of GCC | |
14411 | after 3.1 in order to support DWARF-2 on MIPS. */ | |
14412 | if (filename != NULL && ! first_file_directive) | |
14413 | { | |
14414 | (void) new_logical_line (filename, -1); | |
c04f5787 | 14415 | s_app_file_string (filename, 0); |
ecb4347a DJ |
14416 | } |
14417 | first_file_directive = 1; | |
14418 | } | |
c5dd6aab DJ |
14419 | } |
14420 | ||
14421 | /* The .loc directive, implying DWARF-2. */ | |
252b5132 RH |
14422 | |
14423 | static void | |
17a2f251 | 14424 | s_mips_loc (int x ATTRIBUTE_UNUSED) |
252b5132 | 14425 | { |
c5dd6aab DJ |
14426 | if (!ECOFF_DEBUGGING) |
14427 | dwarf2_directive_loc (0); | |
252b5132 RH |
14428 | } |
14429 | ||
252b5132 RH |
14430 | /* The .end directive. */ |
14431 | ||
14432 | static void | |
17a2f251 | 14433 | s_mips_end (int x ATTRIBUTE_UNUSED) |
252b5132 RH |
14434 | { |
14435 | symbolS *p; | |
252b5132 | 14436 | |
7a621144 DJ |
14437 | /* Following functions need their own .frame and .cprestore directives. */ |
14438 | mips_frame_reg_valid = 0; | |
14439 | mips_cprestore_valid = 0; | |
14440 | ||
252b5132 RH |
14441 | if (!is_end_of_line[(unsigned char) *input_line_pointer]) |
14442 | { | |
14443 | p = get_symbol (); | |
14444 | demand_empty_rest_of_line (); | |
14445 | } | |
14446 | else | |
14447 | p = NULL; | |
14448 | ||
14949570 | 14449 | if ((bfd_get_section_flags (stdoutput, now_seg) & SEC_CODE) == 0) |
252b5132 RH |
14450 | as_warn (_(".end not in text section")); |
14451 | ||
14452 | if (!cur_proc_ptr) | |
14453 | { | |
14454 | as_warn (_(".end directive without a preceding .ent directive.")); | |
14455 | demand_empty_rest_of_line (); | |
14456 | return; | |
14457 | } | |
14458 | ||
14459 | if (p != NULL) | |
14460 | { | |
14461 | assert (S_GET_NAME (p)); | |
9b2f1d35 | 14462 | if (strcmp (S_GET_NAME (p), S_GET_NAME (cur_proc_ptr->func_sym))) |
252b5132 | 14463 | as_warn (_(".end symbol does not match .ent symbol.")); |
ecb4347a DJ |
14464 | |
14465 | if (debug_type == DEBUG_STABS) | |
14466 | stabs_generate_asm_endfunc (S_GET_NAME (p), | |
14467 | S_GET_NAME (p)); | |
252b5132 RH |
14468 | } |
14469 | else | |
14470 | as_warn (_(".end directive missing or unknown symbol")); | |
14471 | ||
2132e3a3 | 14472 | #ifdef OBJ_ELF |
9b2f1d35 EC |
14473 | /* Create an expression to calculate the size of the function. */ |
14474 | if (p && cur_proc_ptr) | |
14475 | { | |
14476 | OBJ_SYMFIELD_TYPE *obj = symbol_get_obj (p); | |
14477 | expressionS *exp = xmalloc (sizeof (expressionS)); | |
14478 | ||
14479 | obj->size = exp; | |
14480 | exp->X_op = O_subtract; | |
14481 | exp->X_add_symbol = symbol_temp_new_now (); | |
14482 | exp->X_op_symbol = p; | |
14483 | exp->X_add_number = 0; | |
14484 | ||
14485 | cur_proc_ptr->func_end_sym = exp->X_add_symbol; | |
14486 | } | |
14487 | ||
ecb4347a | 14488 | /* Generate a .pdr section. */ |
f43abd2b | 14489 | if (IS_ELF && !ECOFF_DEBUGGING && mips_flag_pdr) |
ecb4347a DJ |
14490 | { |
14491 | segT saved_seg = now_seg; | |
14492 | subsegT saved_subseg = now_subseg; | |
14493 | valueT dot; | |
14494 | expressionS exp; | |
14495 | char *fragp; | |
252b5132 | 14496 | |
ecb4347a | 14497 | dot = frag_now_fix (); |
252b5132 RH |
14498 | |
14499 | #ifdef md_flush_pending_output | |
ecb4347a | 14500 | md_flush_pending_output (); |
252b5132 RH |
14501 | #endif |
14502 | ||
ecb4347a DJ |
14503 | assert (pdr_seg); |
14504 | subseg_set (pdr_seg, 0); | |
252b5132 | 14505 | |
ecb4347a DJ |
14506 | /* Write the symbol. */ |
14507 | exp.X_op = O_symbol; | |
14508 | exp.X_add_symbol = p; | |
14509 | exp.X_add_number = 0; | |
14510 | emit_expr (&exp, 4); | |
252b5132 | 14511 | |
ecb4347a | 14512 | fragp = frag_more (7 * 4); |
252b5132 | 14513 | |
17a2f251 TS |
14514 | md_number_to_chars (fragp, cur_proc_ptr->reg_mask, 4); |
14515 | md_number_to_chars (fragp + 4, cur_proc_ptr->reg_offset, 4); | |
14516 | md_number_to_chars (fragp + 8, cur_proc_ptr->fpreg_mask, 4); | |
14517 | md_number_to_chars (fragp + 12, cur_proc_ptr->fpreg_offset, 4); | |
14518 | md_number_to_chars (fragp + 16, cur_proc_ptr->frame_offset, 4); | |
14519 | md_number_to_chars (fragp + 20, cur_proc_ptr->frame_reg, 4); | |
14520 | md_number_to_chars (fragp + 24, cur_proc_ptr->pc_reg, 4); | |
252b5132 | 14521 | |
ecb4347a DJ |
14522 | subseg_set (saved_seg, saved_subseg); |
14523 | } | |
14524 | #endif /* OBJ_ELF */ | |
252b5132 RH |
14525 | |
14526 | cur_proc_ptr = NULL; | |
14527 | } | |
14528 | ||
14529 | /* The .aent and .ent directives. */ | |
14530 | ||
14531 | static void | |
17a2f251 | 14532 | s_mips_ent (int aent) |
252b5132 | 14533 | { |
252b5132 | 14534 | symbolS *symbolP; |
252b5132 RH |
14535 | |
14536 | symbolP = get_symbol (); | |
14537 | if (*input_line_pointer == ',') | |
f9419b05 | 14538 | ++input_line_pointer; |
252b5132 | 14539 | SKIP_WHITESPACE (); |
3882b010 | 14540 | if (ISDIGIT (*input_line_pointer) |
d9a62219 | 14541 | || *input_line_pointer == '-') |
874e8986 | 14542 | get_number (); |
252b5132 | 14543 | |
14949570 | 14544 | if ((bfd_get_section_flags (stdoutput, now_seg) & SEC_CODE) == 0) |
252b5132 RH |
14545 | as_warn (_(".ent or .aent not in text section.")); |
14546 | ||
14547 | if (!aent && cur_proc_ptr) | |
9a41af64 | 14548 | as_warn (_("missing .end")); |
252b5132 RH |
14549 | |
14550 | if (!aent) | |
14551 | { | |
7a621144 DJ |
14552 | /* This function needs its own .frame and .cprestore directives. */ |
14553 | mips_frame_reg_valid = 0; | |
14554 | mips_cprestore_valid = 0; | |
14555 | ||
252b5132 RH |
14556 | cur_proc_ptr = &cur_proc; |
14557 | memset (cur_proc_ptr, '\0', sizeof (procS)); | |
14558 | ||
9b2f1d35 | 14559 | cur_proc_ptr->func_sym = symbolP; |
252b5132 | 14560 | |
49309057 | 14561 | symbol_get_bfdsym (symbolP)->flags |= BSF_FUNCTION; |
252b5132 | 14562 | |
f9419b05 | 14563 | ++numprocs; |
ecb4347a DJ |
14564 | |
14565 | if (debug_type == DEBUG_STABS) | |
14566 | stabs_generate_asm_func (S_GET_NAME (symbolP), | |
14567 | S_GET_NAME (symbolP)); | |
252b5132 RH |
14568 | } |
14569 | ||
14570 | demand_empty_rest_of_line (); | |
14571 | } | |
14572 | ||
14573 | /* The .frame directive. If the mdebug section is present (IRIX 5 native) | |
bdaaa2e1 | 14574 | then ecoff.c (ecoff_directive_frame) is used. For embedded targets, |
252b5132 | 14575 | s_mips_frame is used so that we can set the PDR information correctly. |
bdaaa2e1 | 14576 | We can't use the ecoff routines because they make reference to the ecoff |
252b5132 RH |
14577 | symbol table (in the mdebug section). */ |
14578 | ||
14579 | static void | |
17a2f251 | 14580 | s_mips_frame (int ignore ATTRIBUTE_UNUSED) |
252b5132 | 14581 | { |
ecb4347a | 14582 | #ifdef OBJ_ELF |
f43abd2b | 14583 | if (IS_ELF && !ECOFF_DEBUGGING) |
ecb4347a DJ |
14584 | { |
14585 | long val; | |
252b5132 | 14586 | |
ecb4347a DJ |
14587 | if (cur_proc_ptr == (procS *) NULL) |
14588 | { | |
14589 | as_warn (_(".frame outside of .ent")); | |
14590 | demand_empty_rest_of_line (); | |
14591 | return; | |
14592 | } | |
252b5132 | 14593 | |
ecb4347a DJ |
14594 | cur_proc_ptr->frame_reg = tc_get_register (1); |
14595 | ||
14596 | SKIP_WHITESPACE (); | |
14597 | if (*input_line_pointer++ != ',' | |
14598 | || get_absolute_expression_and_terminator (&val) != ',') | |
14599 | { | |
14600 | as_warn (_("Bad .frame directive")); | |
14601 | --input_line_pointer; | |
14602 | demand_empty_rest_of_line (); | |
14603 | return; | |
14604 | } | |
252b5132 | 14605 | |
ecb4347a DJ |
14606 | cur_proc_ptr->frame_offset = val; |
14607 | cur_proc_ptr->pc_reg = tc_get_register (0); | |
252b5132 | 14608 | |
252b5132 | 14609 | demand_empty_rest_of_line (); |
252b5132 | 14610 | } |
ecb4347a DJ |
14611 | else |
14612 | #endif /* OBJ_ELF */ | |
14613 | s_ignore (ignore); | |
252b5132 RH |
14614 | } |
14615 | ||
bdaaa2e1 KH |
14616 | /* The .fmask and .mask directives. If the mdebug section is present |
14617 | (IRIX 5 native) then ecoff.c (ecoff_directive_mask) is used. For | |
252b5132 | 14618 | embedded targets, s_mips_mask is used so that we can set the PDR |
bdaaa2e1 | 14619 | information correctly. We can't use the ecoff routines because they |
252b5132 RH |
14620 | make reference to the ecoff symbol table (in the mdebug section). */ |
14621 | ||
14622 | static void | |
17a2f251 | 14623 | s_mips_mask (int reg_type) |
252b5132 | 14624 | { |
ecb4347a | 14625 | #ifdef OBJ_ELF |
f43abd2b | 14626 | if (IS_ELF && !ECOFF_DEBUGGING) |
252b5132 | 14627 | { |
ecb4347a | 14628 | long mask, off; |
252b5132 | 14629 | |
ecb4347a DJ |
14630 | if (cur_proc_ptr == (procS *) NULL) |
14631 | { | |
14632 | as_warn (_(".mask/.fmask outside of .ent")); | |
14633 | demand_empty_rest_of_line (); | |
14634 | return; | |
14635 | } | |
252b5132 | 14636 | |
ecb4347a DJ |
14637 | if (get_absolute_expression_and_terminator (&mask) != ',') |
14638 | { | |
14639 | as_warn (_("Bad .mask/.fmask directive")); | |
14640 | --input_line_pointer; | |
14641 | demand_empty_rest_of_line (); | |
14642 | return; | |
14643 | } | |
252b5132 | 14644 | |
ecb4347a DJ |
14645 | off = get_absolute_expression (); |
14646 | ||
14647 | if (reg_type == 'F') | |
14648 | { | |
14649 | cur_proc_ptr->fpreg_mask = mask; | |
14650 | cur_proc_ptr->fpreg_offset = off; | |
14651 | } | |
14652 | else | |
14653 | { | |
14654 | cur_proc_ptr->reg_mask = mask; | |
14655 | cur_proc_ptr->reg_offset = off; | |
14656 | } | |
14657 | ||
14658 | demand_empty_rest_of_line (); | |
252b5132 RH |
14659 | } |
14660 | else | |
ecb4347a DJ |
14661 | #endif /* OBJ_ELF */ |
14662 | s_ignore (reg_type); | |
252b5132 RH |
14663 | } |
14664 | ||
316f5878 RS |
14665 | /* A table describing all the processors gas knows about. Names are |
14666 | matched in the order listed. | |
e7af610e | 14667 | |
316f5878 RS |
14668 | To ease comparison, please keep this table in the same order as |
14669 | gcc's mips_cpu_info_table[]. */ | |
e972090a NC |
14670 | static const struct mips_cpu_info mips_cpu_info_table[] = |
14671 | { | |
316f5878 | 14672 | /* Entries for generic ISAs */ |
ad3fea08 TS |
14673 | { "mips1", MIPS_CPU_IS_ISA, ISA_MIPS1, CPU_R3000 }, |
14674 | { "mips2", MIPS_CPU_IS_ISA, ISA_MIPS2, CPU_R6000 }, | |
14675 | { "mips3", MIPS_CPU_IS_ISA, ISA_MIPS3, CPU_R4000 }, | |
14676 | { "mips4", MIPS_CPU_IS_ISA, ISA_MIPS4, CPU_R8000 }, | |
14677 | { "mips5", MIPS_CPU_IS_ISA, ISA_MIPS5, CPU_MIPS5 }, | |
14678 | { "mips32", MIPS_CPU_IS_ISA, ISA_MIPS32, CPU_MIPS32 }, | |
14679 | { "mips32r2", MIPS_CPU_IS_ISA, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14680 | { "mips64", MIPS_CPU_IS_ISA, ISA_MIPS64, CPU_MIPS64 }, | |
14681 | { "mips64r2", MIPS_CPU_IS_ISA, ISA_MIPS64R2, CPU_MIPS64R2 }, | |
316f5878 RS |
14682 | |
14683 | /* MIPS I */ | |
ad3fea08 TS |
14684 | { "r3000", 0, ISA_MIPS1, CPU_R3000 }, |
14685 | { "r2000", 0, ISA_MIPS1, CPU_R3000 }, | |
14686 | { "r3900", 0, ISA_MIPS1, CPU_R3900 }, | |
316f5878 RS |
14687 | |
14688 | /* MIPS II */ | |
ad3fea08 | 14689 | { "r6000", 0, ISA_MIPS2, CPU_R6000 }, |
316f5878 RS |
14690 | |
14691 | /* MIPS III */ | |
ad3fea08 TS |
14692 | { "r4000", 0, ISA_MIPS3, CPU_R4000 }, |
14693 | { "r4010", 0, ISA_MIPS2, CPU_R4010 }, | |
14694 | { "vr4100", 0, ISA_MIPS3, CPU_VR4100 }, | |
14695 | { "vr4111", 0, ISA_MIPS3, CPU_R4111 }, | |
14696 | { "vr4120", 0, ISA_MIPS3, CPU_VR4120 }, | |
14697 | { "vr4130", 0, ISA_MIPS3, CPU_VR4120 }, | |
14698 | { "vr4181", 0, ISA_MIPS3, CPU_R4111 }, | |
14699 | { "vr4300", 0, ISA_MIPS3, CPU_R4300 }, | |
14700 | { "r4400", 0, ISA_MIPS3, CPU_R4400 }, | |
14701 | { "r4600", 0, ISA_MIPS3, CPU_R4600 }, | |
14702 | { "orion", 0, ISA_MIPS3, CPU_R4600 }, | |
14703 | { "r4650", 0, ISA_MIPS3, CPU_R4650 }, | |
316f5878 RS |
14704 | |
14705 | /* MIPS IV */ | |
ad3fea08 TS |
14706 | { "r8000", 0, ISA_MIPS4, CPU_R8000 }, |
14707 | { "r10000", 0, ISA_MIPS4, CPU_R10000 }, | |
14708 | { "r12000", 0, ISA_MIPS4, CPU_R12000 }, | |
14709 | { "vr5000", 0, ISA_MIPS4, CPU_R5000 }, | |
14710 | { "vr5400", 0, ISA_MIPS4, CPU_VR5400 }, | |
14711 | { "vr5500", 0, ISA_MIPS4, CPU_VR5500 }, | |
14712 | { "rm5200", 0, ISA_MIPS4, CPU_R5000 }, | |
14713 | { "rm5230", 0, ISA_MIPS4, CPU_R5000 }, | |
14714 | { "rm5231", 0, ISA_MIPS4, CPU_R5000 }, | |
14715 | { "rm5261", 0, ISA_MIPS4, CPU_R5000 }, | |
14716 | { "rm5721", 0, ISA_MIPS4, CPU_R5000 }, | |
14717 | { "rm7000", 0, ISA_MIPS4, CPU_RM7000 }, | |
14718 | { "rm9000", 0, ISA_MIPS4, CPU_RM9000 }, | |
316f5878 RS |
14719 | |
14720 | /* MIPS 32 */ | |
ad3fea08 TS |
14721 | { "4kc", 0, ISA_MIPS32, CPU_MIPS32 }, |
14722 | { "4km", 0, ISA_MIPS32, CPU_MIPS32 }, | |
14723 | { "4kp", 0, ISA_MIPS32, CPU_MIPS32 }, | |
14724 | { "4ksc", MIPS_CPU_ASE_SMARTMIPS, ISA_MIPS32, CPU_MIPS32 }, | |
14725 | ||
14726 | /* MIPS 32 Release 2 */ | |
14727 | { "4kec", 0, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14728 | { "4kem", 0, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14729 | { "4kep", 0, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14730 | { "4ksd", MIPS_CPU_ASE_SMARTMIPS, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14731 | { "m4k", 0, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14732 | { "m4kp", 0, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
ad3fea08 TS |
14733 | { "24kc", 0, ISA_MIPS32R2, CPU_MIPS32R2 }, |
14734 | { "24kf", 0, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14735 | { "24kx", 0, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
01fd108f | 14736 | /* 24KE is a 24K with DSP ASE, other ASEs are optional. */ |
ad3fea08 TS |
14737 | { "24kec", MIPS_CPU_ASE_DSP, ISA_MIPS32R2, CPU_MIPS32R2 }, |
14738 | { "24kef", MIPS_CPU_ASE_DSP, ISA_MIPS32R2, CPU_MIPS32R2 }, | |
65263ce3 | 14739 | { "24kex", MIPS_CPU_ASE_DSP, ISA_MIPS32R2, CPU_MIPS32R2 }, |
01fd108f | 14740 | /* 34K is a 24K with DSP and MT ASE, other ASEs are optional. */ |
a360e743 TS |
14741 | { "34kc", MIPS_CPU_ASE_DSP | MIPS_CPU_ASE_MT, |
14742 | ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14743 | { "34kf", MIPS_CPU_ASE_DSP | MIPS_CPU_ASE_MT, | |
14744 | ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14745 | { "34kx", MIPS_CPU_ASE_DSP | MIPS_CPU_ASE_MT, | |
14746 | ISA_MIPS32R2, CPU_MIPS32R2 }, | |
01fd108f TS |
14747 | /* 74K with DSP and DSPR2 ASE, other ASEs are optional. */ |
14748 | { "74kc", MIPS_CPU_ASE_DSP | MIPS_CPU_ASE_DSPR2, | |
14749 | ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14750 | { "74kf", MIPS_CPU_ASE_DSP | MIPS_CPU_ASE_DSPR2, | |
14751 | ISA_MIPS32R2, CPU_MIPS32R2 }, | |
14752 | { "74kx", MIPS_CPU_ASE_DSP | MIPS_CPU_ASE_DSPR2, | |
14753 | ISA_MIPS32R2, CPU_MIPS32R2 }, | |
32b26a03 | 14754 | |
316f5878 | 14755 | /* MIPS 64 */ |
ad3fea08 TS |
14756 | { "5kc", 0, ISA_MIPS64, CPU_MIPS64 }, |
14757 | { "5kf", 0, ISA_MIPS64, CPU_MIPS64 }, | |
14758 | { "20kc", MIPS_CPU_ASE_MIPS3D, ISA_MIPS64, CPU_MIPS64 }, | |
7764b395 | 14759 | { "25kf", MIPS_CPU_ASE_MIPS3D, ISA_MIPS64, CPU_MIPS64 }, |
ad3fea08 TS |
14760 | |
14761 | /* MIPS 64 Release 2 */ | |
e7af610e | 14762 | |
c7a23324 | 14763 | /* Broadcom SB-1 CPU core */ |
65263ce3 TS |
14764 | { "sb1", MIPS_CPU_ASE_MIPS3D | MIPS_CPU_ASE_MDMX, |
14765 | ISA_MIPS64, CPU_SB1 }, | |
1e85aad8 JW |
14766 | /* Broadcom SB-1A CPU core */ |
14767 | { "sb1a", MIPS_CPU_ASE_MIPS3D | MIPS_CPU_ASE_MDMX, | |
14768 | ISA_MIPS64, CPU_SB1 }, | |
e7af610e | 14769 | |
316f5878 RS |
14770 | /* End marker */ |
14771 | { NULL, 0, 0, 0 } | |
14772 | }; | |
e7af610e | 14773 | |
84ea6cf2 | 14774 | |
316f5878 RS |
14775 | /* Return true if GIVEN is the same as CANONICAL, or if it is CANONICAL |
14776 | with a final "000" replaced by "k". Ignore case. | |
e7af610e | 14777 | |
316f5878 | 14778 | Note: this function is shared between GCC and GAS. */ |
c6c98b38 | 14779 | |
b34976b6 | 14780 | static bfd_boolean |
17a2f251 | 14781 | mips_strict_matching_cpu_name_p (const char *canonical, const char *given) |
316f5878 RS |
14782 | { |
14783 | while (*given != 0 && TOLOWER (*given) == TOLOWER (*canonical)) | |
14784 | given++, canonical++; | |
14785 | ||
14786 | return ((*given == 0 && *canonical == 0) | |
14787 | || (strcmp (canonical, "000") == 0 && strcasecmp (given, "k") == 0)); | |
14788 | } | |
14789 | ||
14790 | ||
14791 | /* Return true if GIVEN matches CANONICAL, where GIVEN is a user-supplied | |
14792 | CPU name. We've traditionally allowed a lot of variation here. | |
14793 | ||
14794 | Note: this function is shared between GCC and GAS. */ | |
14795 | ||
b34976b6 | 14796 | static bfd_boolean |
17a2f251 | 14797 | mips_matching_cpu_name_p (const char *canonical, const char *given) |
316f5878 RS |
14798 | { |
14799 | /* First see if the name matches exactly, or with a final "000" | |
14800 | turned into "k". */ | |
14801 | if (mips_strict_matching_cpu_name_p (canonical, given)) | |
b34976b6 | 14802 | return TRUE; |
316f5878 RS |
14803 | |
14804 | /* If not, try comparing based on numerical designation alone. | |
14805 | See if GIVEN is an unadorned number, or 'r' followed by a number. */ | |
14806 | if (TOLOWER (*given) == 'r') | |
14807 | given++; | |
14808 | if (!ISDIGIT (*given)) | |
b34976b6 | 14809 | return FALSE; |
316f5878 RS |
14810 | |
14811 | /* Skip over some well-known prefixes in the canonical name, | |
14812 | hoping to find a number there too. */ | |
14813 | if (TOLOWER (canonical[0]) == 'v' && TOLOWER (canonical[1]) == 'r') | |
14814 | canonical += 2; | |
14815 | else if (TOLOWER (canonical[0]) == 'r' && TOLOWER (canonical[1]) == 'm') | |
14816 | canonical += 2; | |
14817 | else if (TOLOWER (canonical[0]) == 'r') | |
14818 | canonical += 1; | |
14819 | ||
14820 | return mips_strict_matching_cpu_name_p (canonical, given); | |
14821 | } | |
14822 | ||
14823 | ||
14824 | /* Parse an option that takes the name of a processor as its argument. | |
14825 | OPTION is the name of the option and CPU_STRING is the argument. | |
14826 | Return the corresponding processor enumeration if the CPU_STRING is | |
14827 | recognized, otherwise report an error and return null. | |
14828 | ||
14829 | A similar function exists in GCC. */ | |
e7af610e NC |
14830 | |
14831 | static const struct mips_cpu_info * | |
17a2f251 | 14832 | mips_parse_cpu (const char *option, const char *cpu_string) |
e7af610e | 14833 | { |
316f5878 | 14834 | const struct mips_cpu_info *p; |
e7af610e | 14835 | |
316f5878 RS |
14836 | /* 'from-abi' selects the most compatible architecture for the given |
14837 | ABI: MIPS I for 32-bit ABIs and MIPS III for 64-bit ABIs. For the | |
14838 | EABIs, we have to decide whether we're using the 32-bit or 64-bit | |
14839 | version. Look first at the -mgp options, if given, otherwise base | |
14840 | the choice on MIPS_DEFAULT_64BIT. | |
e7af610e | 14841 | |
316f5878 RS |
14842 | Treat NO_ABI like the EABIs. One reason to do this is that the |
14843 | plain 'mips' and 'mips64' configs have 'from-abi' as their default | |
14844 | architecture. This code picks MIPS I for 'mips' and MIPS III for | |
14845 | 'mips64', just as we did in the days before 'from-abi'. */ | |
14846 | if (strcasecmp (cpu_string, "from-abi") == 0) | |
14847 | { | |
14848 | if (ABI_NEEDS_32BIT_REGS (mips_abi)) | |
14849 | return mips_cpu_info_from_isa (ISA_MIPS1); | |
14850 | ||
14851 | if (ABI_NEEDS_64BIT_REGS (mips_abi)) | |
14852 | return mips_cpu_info_from_isa (ISA_MIPS3); | |
14853 | ||
14854 | if (file_mips_gp32 >= 0) | |
14855 | return mips_cpu_info_from_isa (file_mips_gp32 ? ISA_MIPS1 : ISA_MIPS3); | |
14856 | ||
14857 | return mips_cpu_info_from_isa (MIPS_DEFAULT_64BIT | |
14858 | ? ISA_MIPS3 | |
14859 | : ISA_MIPS1); | |
14860 | } | |
14861 | ||
14862 | /* 'default' has traditionally been a no-op. Probably not very useful. */ | |
14863 | if (strcasecmp (cpu_string, "default") == 0) | |
14864 | return 0; | |
14865 | ||
14866 | for (p = mips_cpu_info_table; p->name != 0; p++) | |
14867 | if (mips_matching_cpu_name_p (p->name, cpu_string)) | |
14868 | return p; | |
14869 | ||
14870 | as_bad ("Bad value (%s) for %s", cpu_string, option); | |
14871 | return 0; | |
e7af610e NC |
14872 | } |
14873 | ||
316f5878 RS |
14874 | /* Return the canonical processor information for ISA (a member of the |
14875 | ISA_MIPS* enumeration). */ | |
14876 | ||
e7af610e | 14877 | static const struct mips_cpu_info * |
17a2f251 | 14878 | mips_cpu_info_from_isa (int isa) |
e7af610e NC |
14879 | { |
14880 | int i; | |
14881 | ||
14882 | for (i = 0; mips_cpu_info_table[i].name != NULL; i++) | |
ad3fea08 | 14883 | if ((mips_cpu_info_table[i].flags & MIPS_CPU_IS_ISA) |
316f5878 | 14884 | && isa == mips_cpu_info_table[i].isa) |
e7af610e NC |
14885 | return (&mips_cpu_info_table[i]); |
14886 | ||
e972090a | 14887 | return NULL; |
e7af610e | 14888 | } |
fef14a42 TS |
14889 | |
14890 | static const struct mips_cpu_info * | |
17a2f251 | 14891 | mips_cpu_info_from_arch (int arch) |
fef14a42 TS |
14892 | { |
14893 | int i; | |
14894 | ||
14895 | for (i = 0; mips_cpu_info_table[i].name != NULL; i++) | |
14896 | if (arch == mips_cpu_info_table[i].cpu) | |
14897 | return (&mips_cpu_info_table[i]); | |
14898 | ||
14899 | return NULL; | |
14900 | } | |
316f5878 RS |
14901 | \f |
14902 | static void | |
17a2f251 | 14903 | show (FILE *stream, const char *string, int *col_p, int *first_p) |
316f5878 RS |
14904 | { |
14905 | if (*first_p) | |
14906 | { | |
14907 | fprintf (stream, "%24s", ""); | |
14908 | *col_p = 24; | |
14909 | } | |
14910 | else | |
14911 | { | |
14912 | fprintf (stream, ", "); | |
14913 | *col_p += 2; | |
14914 | } | |
e7af610e | 14915 | |
316f5878 RS |
14916 | if (*col_p + strlen (string) > 72) |
14917 | { | |
14918 | fprintf (stream, "\n%24s", ""); | |
14919 | *col_p = 24; | |
14920 | } | |
14921 | ||
14922 | fprintf (stream, "%s", string); | |
14923 | *col_p += strlen (string); | |
14924 | ||
14925 | *first_p = 0; | |
14926 | } | |
14927 | ||
14928 | void | |
17a2f251 | 14929 | md_show_usage (FILE *stream) |
e7af610e | 14930 | { |
316f5878 RS |
14931 | int column, first; |
14932 | size_t i; | |
14933 | ||
14934 | fprintf (stream, _("\ | |
14935 | MIPS options:\n\ | |
316f5878 RS |
14936 | -EB generate big endian output\n\ |
14937 | -EL generate little endian output\n\ | |
14938 | -g, -g2 do not remove unneeded NOPs or swap branches\n\ | |
14939 | -G NUM allow referencing objects up to NUM bytes\n\ | |
14940 | implicitly with the gp register [default 8]\n")); | |
14941 | fprintf (stream, _("\ | |
14942 | -mips1 generate MIPS ISA I instructions\n\ | |
14943 | -mips2 generate MIPS ISA II instructions\n\ | |
14944 | -mips3 generate MIPS ISA III instructions\n\ | |
14945 | -mips4 generate MIPS ISA IV instructions\n\ | |
14946 | -mips5 generate MIPS ISA V instructions\n\ | |
14947 | -mips32 generate MIPS32 ISA instructions\n\ | |
af7ee8bf | 14948 | -mips32r2 generate MIPS32 release 2 ISA instructions\n\ |
316f5878 | 14949 | -mips64 generate MIPS64 ISA instructions\n\ |
5f74bc13 | 14950 | -mips64r2 generate MIPS64 release 2 ISA instructions\n\ |
316f5878 RS |
14951 | -march=CPU/-mtune=CPU generate code/schedule for CPU, where CPU is one of:\n")); |
14952 | ||
14953 | first = 1; | |
e7af610e NC |
14954 | |
14955 | for (i = 0; mips_cpu_info_table[i].name != NULL; i++) | |
316f5878 RS |
14956 | show (stream, mips_cpu_info_table[i].name, &column, &first); |
14957 | show (stream, "from-abi", &column, &first); | |
14958 | fputc ('\n', stream); | |
e7af610e | 14959 | |
316f5878 RS |
14960 | fprintf (stream, _("\ |
14961 | -mCPU equivalent to -march=CPU -mtune=CPU. Deprecated.\n\ | |
14962 | -no-mCPU don't generate code specific to CPU.\n\ | |
14963 | For -mCPU and -no-mCPU, CPU must be one of:\n")); | |
14964 | ||
14965 | first = 1; | |
14966 | ||
14967 | show (stream, "3900", &column, &first); | |
14968 | show (stream, "4010", &column, &first); | |
14969 | show (stream, "4100", &column, &first); | |
14970 | show (stream, "4650", &column, &first); | |
14971 | fputc ('\n', stream); | |
14972 | ||
14973 | fprintf (stream, _("\ | |
14974 | -mips16 generate mips16 instructions\n\ | |
14975 | -no-mips16 do not generate mips16 instructions\n")); | |
14976 | fprintf (stream, _("\ | |
e16bfa71 TS |
14977 | -msmartmips generate smartmips instructions\n\ |
14978 | -mno-smartmips do not generate smartmips instructions\n")); | |
14979 | fprintf (stream, _("\ | |
74cd071d CF |
14980 | -mdsp generate DSP instructions\n\ |
14981 | -mno-dsp do not generate DSP instructions\n")); | |
14982 | fprintf (stream, _("\ | |
8b082fb1 TS |
14983 | -mdspr2 generate DSP R2 instructions\n\ |
14984 | -mno-dspr2 do not generate DSP R2 instructions\n")); | |
14985 | fprintf (stream, _("\ | |
ef2e4d86 CF |
14986 | -mmt generate MT instructions\n\ |
14987 | -mno-mt do not generate MT instructions\n")); | |
14988 | fprintf (stream, _("\ | |
d766e8ec | 14989 | -mfix-vr4120 work around certain VR4120 errata\n\ |
7d8e00cf | 14990 | -mfix-vr4130 work around VR4130 mflo/mfhi errata\n\ |
316f5878 RS |
14991 | -mgp32 use 32-bit GPRs, regardless of the chosen ISA\n\ |
14992 | -mfp32 use 32-bit FPRs, regardless of the chosen ISA\n\ | |
aed1a261 | 14993 | -msym32 assume all symbols have 32-bit values\n\ |
316f5878 RS |
14994 | -O0 remove unneeded NOPs, do not swap branches\n\ |
14995 | -O remove unneeded NOPs and swap branches\n\ | |
316f5878 RS |
14996 | --[no-]construct-floats [dis]allow floating point values to be constructed\n\ |
14997 | --trap, --no-break trap exception on div by 0 and mult overflow\n\ | |
14998 | --break, --no-trap break exception on div by 0 and mult overflow\n")); | |
14999 | #ifdef OBJ_ELF | |
15000 | fprintf (stream, _("\ | |
15001 | -KPIC, -call_shared generate SVR4 position independent code\n\ | |
0c000745 | 15002 | -mvxworks-pic generate VxWorks position independent code\n\ |
316f5878 RS |
15003 | -non_shared do not generate position independent code\n\ |
15004 | -xgot assume a 32 bit GOT\n\ | |
dcd410fe | 15005 | -mpdr, -mno-pdr enable/disable creation of .pdr sections\n\ |
bbe506e8 | 15006 | -mshared, -mno-shared disable/enable .cpload optimization for\n\ |
d821e36b | 15007 | position dependent (non shared) code\n\ |
316f5878 RS |
15008 | -mabi=ABI create ABI conformant object file for:\n")); |
15009 | ||
15010 | first = 1; | |
15011 | ||
15012 | show (stream, "32", &column, &first); | |
15013 | show (stream, "o64", &column, &first); | |
15014 | show (stream, "n32", &column, &first); | |
15015 | show (stream, "64", &column, &first); | |
15016 | show (stream, "eabi", &column, &first); | |
15017 | ||
15018 | fputc ('\n', stream); | |
15019 | ||
15020 | fprintf (stream, _("\ | |
15021 | -32 create o32 ABI object file (default)\n\ | |
15022 | -n32 create n32 ABI object file\n\ | |
15023 | -64 create 64 ABI object file\n")); | |
15024 | #endif | |
e7af610e | 15025 | } |
14e777e0 KB |
15026 | |
15027 | enum dwarf2_format | |
17a2f251 | 15028 | mips_dwarf2_format (void) |
14e777e0 KB |
15029 | { |
15030 | if (mips_abi == N64_ABI) | |
1de5b6a1 AO |
15031 | { |
15032 | #ifdef TE_IRIX | |
15033 | return dwarf2_format_64bit_irix; | |
15034 | #else | |
15035 | return dwarf2_format_64bit; | |
15036 | #endif | |
15037 | } | |
14e777e0 KB |
15038 | else |
15039 | return dwarf2_format_32bit; | |
15040 | } | |
73369e65 EC |
15041 | |
15042 | int | |
15043 | mips_dwarf2_addr_size (void) | |
15044 | { | |
15045 | if (mips_abi == N64_ABI) | |
15046 | return 8; | |
73369e65 EC |
15047 | else |
15048 | return 4; | |
15049 | } | |
5862107c EC |
15050 | |
15051 | /* Standard calling conventions leave the CFA at SP on entry. */ | |
15052 | void | |
15053 | mips_cfi_frame_initial_instructions (void) | |
15054 | { | |
15055 | cfi_add_CFA_def_cfa_register (SP); | |
15056 | } | |
15057 | ||
707bfff6 TS |
15058 | int |
15059 | tc_mips_regname_to_dw2regnum (char *regname) | |
15060 | { | |
15061 | unsigned int regnum = -1; | |
15062 | unsigned int reg; | |
15063 | ||
15064 | if (reg_lookup (®name, RTYPE_GP | RTYPE_NUM, ®)) | |
15065 | regnum = reg; | |
15066 | ||
15067 | return regnum; | |
15068 | } |