Update the address and phone number of the FSF
[deliverable/binutils-gdb.git] / gas / itbl-ops.h
CommitLineData
252b5132 1/* itbl-ops.h
2da5c037 2 Copyright 1997, 1999, 2000, 2003 Free Software Foundation, Inc.
252b5132
RH
3
4 This file is part of GAS, the GNU Assembler.
5
6 GAS is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2, or (at your option)
9 any later version.
10
11 GAS is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with GAS; see the file COPYING. If not, write to the Free
4b4da160
NC
18 Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA
19 02110-1301, USA. */
252b5132
RH
20
21/* External functions, constants and defines for itbl support */
22
23#include "ansidecl.h"
24
25/* Include file notes: "expr.h" needed before targ-*.h,
26 * "targ-env.h" includes the chain of target dependant headers,
27 * "targ-cpu.h" has the HAVE_ITBL_CPU define, and
28 * as.h includes them all */
29#include "as.h"
30
31#ifdef HAVE_ITBL_CPU
32#include "itbl-cpu.h"
33#endif
34
35/* Defaults for definitions required by generic code */
36#ifndef ITBL_NUMBER_OF_PROCESSORS
37#define ITBL_NUMBER_OF_PROCESSORS 1
38#endif
39
40#ifndef ITBL_MAX_BITPOS
41#define ITBL_MAX_BITPOS 31
42#endif
43
44#ifndef ITBL_TYPE
45#define ITBL_TYPE unsigned long
46#endif
47
48#ifndef ITBL_IS_INSN
49#define ITBL_IS_INSN(insn) 1
50#endif
51
52#ifndef ITBL_DECODE_PNUM
53#define ITBL_DECODE_PNUM(insn) 0
54#endif
55
56#ifndef ITBL_ENCODE_PNUM
57#define ITBL_ENCODE_PNUM(pnum) 0
58#endif
59
60typedef ITBL_TYPE t_insn;
61
62/* types of entries */
63typedef enum
64 {
65 e_insn,
66 e_dreg,
67 e_regtype0 = e_dreg,
68 e_creg,
69 e_greg,
70 e_addr,
71 e_nregtypes = e_greg + 1,
72 e_immed,
73 e_ntypes,
74 e_invtype /* invalid type */
75 } e_type;
76
77typedef enum
78 {
79 e_p0,
80 e_nprocs = NUMBER_OF_PROCESSORS,
81 e_invproc /* invalid processor */
82 } e_processor;
83
a01b9fa4 84/* 0 means an instruction table was not specified. */
252b5132
RH
85extern int itbl_have_entries;
86
87/* These routines are visible to the main part of the assembler */
88
b1f1fa96
KH
89int itbl_parse (char *insntbl);
90void itbl_init (void);
91char *itbl_get_field (char **s);
92unsigned long itbl_assemble (char *name, char *operands);
93int itbl_disassemble (char *str, unsigned long insn);
94int itbl_parse (char *tbl); /* parses insn tbl */
95int itbl_get_reg_val (char *name, unsigned long *pval);
96int itbl_get_val (e_processor processor, e_type type, char *name,
97 unsigned long *pval);
98char *itbl_get_name (e_processor processor, e_type type, unsigned long val);
252b5132
RH
99
100/* These routines are called by the table parser used to build the
a01b9fa4 101 dynamic list of new processor instructions and registers. */
252b5132 102
b1f1fa96
KH
103struct itbl_entry *itbl_add_reg (int yyproc, int yytype,
104 char *regname, int regnum);
105struct itbl_entry *itbl_add_insn (int yyproc, char *name,
106 unsigned long value, int sbit, int ebit, unsigned long flags);
107struct itbl_field *itbl_add_operand (struct itbl_entry * e, int yytype,
108 int sbit, int ebit, unsigned long flags);
This page took 0.43038 seconds and 4 git commands to generate.