* config/tc-arm.c (arm_ext_v6m): New variable.
[deliverable/binutils-gdb.git] / gas / testsuite / gas / arm / msr-reg-thumb.d
CommitLineData
59b42a0d
MGD
1# name: MSR register operands in thumb mode
2# as: -march=armv7-a -mthumb
3# source: msr-reg.s
4# objdump: -dr --prefix-addresses --show-raw-insn
5
6.*: +file format .*arm.*
7
8Disassembly of section .text:
900000000 <[^>]*> f389 8900 msr CPSR_fc, r9
1000000004 <[^>]*> f389 8400 msr CPSR_s, r9
1100000008 <[^>]*> f389 8800 msr CPSR_f, r9
120000000c <[^>]*> f389 8c00 msr CPSR_fs, r9
1300000010 <[^>]*> f389 8900 msr CPSR_fc, r9
1400000014 <[^>]*> f389 8400 msr CPSR_s, r9
1500000018 <[^>]*> f389 8800 msr CPSR_f, r9
160000001c <[^>]*> f389 8100 msr CPSR_c, r9
1700000020 <[^>]*> f389 8200 msr CPSR_x, r9
1800000024 <[^>]*> f389 8c00 msr CPSR_fs, r9
1900000028 <[^>]*> f389 8a00 msr CPSR_fx, r9
200000002c <[^>]*> f389 8900 msr CPSR_fc, r9
2100000030 <[^>]*> f389 8c00 msr CPSR_fs, r9
2200000034 <[^>]*> f389 8600 msr CPSR_sx, r9
2300000038 <[^>]*> f389 8500 msr CPSR_sc, r9
240000003c <[^>]*> f389 8a00 msr CPSR_fx, r9
2500000040 <[^>]*> f389 8600 msr CPSR_sx, r9
2600000044 <[^>]*> f389 8300 msr CPSR_xc, r9
2700000048 <[^>]*> f389 8900 msr CPSR_fc, r9
280000004c <[^>]*> f389 8500 msr CPSR_sc, r9
2900000050 <[^>]*> f389 8300 msr CPSR_xc, r9
3000000054 <[^>]*> f389 8e00 msr CPSR_fsx, r9
3100000058 <[^>]*> f389 8d00 msr CPSR_fsc, r9
320000005c <[^>]*> f389 8e00 msr CPSR_fsx, r9
3300000060 <[^>]*> f389 8b00 msr CPSR_fxc, r9
3400000064 <[^>]*> f389 8d00 msr CPSR_fsc, r9
3500000068 <[^>]*> f389 8b00 msr CPSR_fxc, r9
360000006c <[^>]*> f389 8e00 msr CPSR_fsx, r9
3700000070 <[^>]*> f389 8d00 msr CPSR_fsc, r9
3800000074 <[^>]*> f389 8e00 msr CPSR_fsx, r9
3900000078 <[^>]*> f389 8700 msr CPSR_sxc, r9
400000007c <[^>]*> f389 8d00 msr CPSR_fsc, r9
4100000080 <[^>]*> f389 8700 msr CPSR_sxc, r9
4200000084 <[^>]*> f389 8e00 msr CPSR_fsx, r9
4300000088 <[^>]*> f389 8b00 msr CPSR_fxc, r9
440000008c <[^>]*> f389 8e00 msr CPSR_fsx, r9
4500000090 <[^>]*> f389 8700 msr CPSR_sxc, r9
4600000094 <[^>]*> f389 8b00 msr CPSR_fxc, r9
4700000098 <[^>]*> f389 8700 msr CPSR_sxc, r9
480000009c <[^>]*> f389 8d00 msr CPSR_fsc, r9
49000000a0 <[^>]*> f389 8b00 msr CPSR_fxc, r9
50000000a4 <[^>]*> f389 8d00 msr CPSR_fsc, r9
51000000a8 <[^>]*> f389 8700 msr CPSR_sxc, r9
52000000ac <[^>]*> f389 8b00 msr CPSR_fxc, r9
53000000b0 <[^>]*> f389 8700 msr CPSR_sxc, r9
54000000b4 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
55000000b8 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
56000000bc <[^>]*> f389 8f00 msr CPSR_fsxc, r9
57000000c0 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
58000000c4 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
59000000c8 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
60000000cc <[^>]*> f389 8f00 msr CPSR_fsxc, r9
61000000d0 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
62000000d4 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
63000000d8 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
64000000dc <[^>]*> f389 8f00 msr CPSR_fsxc, r9
65000000e0 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
66000000e4 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
67000000e8 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
68000000ec <[^>]*> f389 8f00 msr CPSR_fsxc, r9
69000000f0 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
70000000f4 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
71000000f8 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
72000000fc <[^>]*> f389 8f00 msr CPSR_fsxc, r9
7300000100 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
7400000104 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
7500000108 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
760000010c <[^>]*> f389 8f00 msr CPSR_fsxc, r9
7700000110 <[^>]*> f389 8f00 msr CPSR_fsxc, r9
7800000114 <[^>]*> f399 8900 msr SPSR_fc, r9
7900000118 <[^>]*> f399 8400 msr SPSR_s, r9
800000011c <[^>]*> f399 8800 msr SPSR_f, r9
8100000120 <[^>]*> f399 8100 msr SPSR_c, r9
8200000124 <[^>]*> f399 8200 msr SPSR_x, r9
8300000128 <[^>]*> f399 8c00 msr SPSR_fs, r9
840000012c <[^>]*> f399 8a00 msr SPSR_fx, r9
8500000130 <[^>]*> f399 8900 msr SPSR_fc, r9
8600000134 <[^>]*> f399 8c00 msr SPSR_fs, r9
8700000138 <[^>]*> f399 8600 msr SPSR_sx, r9
880000013c <[^>]*> f399 8500 msr SPSR_sc, r9
8900000140 <[^>]*> f399 8a00 msr SPSR_fx, r9
9000000144 <[^>]*> f399 8600 msr SPSR_sx, r9
9100000148 <[^>]*> f399 8300 msr SPSR_xc, r9
920000014c <[^>]*> f399 8900 msr SPSR_fc, r9
9300000150 <[^>]*> f399 8500 msr SPSR_sc, r9
9400000154 <[^>]*> f399 8300 msr SPSR_xc, r9
9500000158 <[^>]*> f399 8e00 msr SPSR_fsx, r9
960000015c <[^>]*> f399 8d00 msr SPSR_fsc, r9
9700000160 <[^>]*> f399 8e00 msr SPSR_fsx, r9
9800000164 <[^>]*> f399 8b00 msr SPSR_fxc, r9
9900000168 <[^>]*> f399 8d00 msr SPSR_fsc, r9
1000000016c <[^>]*> f399 8b00 msr SPSR_fxc, r9
10100000170 <[^>]*> f399 8e00 msr SPSR_fsx, r9
10200000174 <[^>]*> f399 8d00 msr SPSR_fsc, r9
10300000178 <[^>]*> f399 8e00 msr SPSR_fsx, r9
1040000017c <[^>]*> f399 8700 msr SPSR_sxc, r9
10500000180 <[^>]*> f399 8d00 msr SPSR_fsc, r9
10600000184 <[^>]*> f399 8700 msr SPSR_sxc, r9
10700000188 <[^>]*> f399 8e00 msr SPSR_fsx, r9
1080000018c <[^>]*> f399 8b00 msr SPSR_fxc, r9
10900000190 <[^>]*> f399 8e00 msr SPSR_fsx, r9
11000000194 <[^>]*> f399 8700 msr SPSR_sxc, r9
11100000198 <[^>]*> f399 8b00 msr SPSR_fxc, r9
1120000019c <[^>]*> f399 8700 msr SPSR_sxc, r9
113000001a0 <[^>]*> f399 8d00 msr SPSR_fsc, r9
114000001a4 <[^>]*> f399 8b00 msr SPSR_fxc, r9
115000001a8 <[^>]*> f399 8d00 msr SPSR_fsc, r9
116000001ac <[^>]*> f399 8700 msr SPSR_sxc, r9
117000001b0 <[^>]*> f399 8b00 msr SPSR_fxc, r9
118000001b4 <[^>]*> f399 8700 msr SPSR_sxc, r9
119000001b8 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
120000001bc <[^>]*> f399 8f00 msr SPSR_fsxc, r9
121000001c0 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
122000001c4 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
123000001c8 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
124000001cc <[^>]*> f399 8f00 msr SPSR_fsxc, r9
125000001d0 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
126000001d4 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
127000001d8 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
128000001dc <[^>]*> f399 8f00 msr SPSR_fsxc, r9
129000001e0 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
130000001e4 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
131000001e8 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
132000001ec <[^>]*> f399 8f00 msr SPSR_fsxc, r9
133000001f0 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
134000001f4 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
135000001f8 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
136000001fc <[^>]*> f399 8f00 msr SPSR_fsxc, r9
13700000200 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
13800000204 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
13900000208 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
1400000020c <[^>]*> f399 8f00 msr SPSR_fsxc, r9
14100000210 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
14200000214 <[^>]*> f399 8f00 msr SPSR_fsxc, r9
This page took 0.033833 seconds and 4 git commands to generate.