Fixes implementation of hardware multiply/divide peripheral in RL78 G13 cores.
[deliverable/binutils-gdb.git] / gas / testsuite / gas / i386 / mem-intel.d
CommitLineData
d9a5e5e5
L
1#source: mem.s
2#as: -J
3#objdump: -dw -Mintel
4#name: i386 mem (Intel mode)
5
6.*: +file format .*
7
8Disassembly of section .text:
9
100+ <_start>:
11[ ]*[a-f0-9]+: 0f 01 06 sgdtd \[esi\]
12[ ]*[a-f0-9]+: 0f 01 0e sidtd \[esi\]
13[ ]*[a-f0-9]+: 0f 01 16 lgdtd \[esi\]
14[ ]*[a-f0-9]+: 0f 01 1e lidtd \[esi\]
bbedc832 15[ ]*[a-f0-9]+: 0f 01 3e invlpg BYTE PTR \[esi\]
d9a5e5e5
L
16[ ]*[a-f0-9]+: 0f c7 0e cmpxchg8b QWORD PTR \[esi\]
17[ ]*[a-f0-9]+: 0f c7 36 vmptrld QWORD PTR \[esi\]
18[ ]*[a-f0-9]+: 66 0f c7 36 vmclear QWORD PTR \[esi\]
19[ ]*[a-f0-9]+: f3 0f c7 36 vmxon QWORD PTR \[esi\]
20[ ]*[a-f0-9]+: 0f c7 3e vmptrst QWORD PTR \[esi\]
21[ ]*[a-f0-9]+: 0f ae 06 fxsave \[esi\]
22[ ]*[a-f0-9]+: 0f ae 0e fxrstor \[esi\]
23[ ]*[a-f0-9]+: 0f ae 16 ldmxcsr DWORD PTR \[esi\]
24[ ]*[a-f0-9]+: 0f ae 1e stmxcsr DWORD PTR \[esi\]
25[ ]*[a-f0-9]+: 0f ae 3e clflush BYTE PTR \[esi\]
26[ ]*[a-f0-9]+: 0f 01 06 sgdtd \[esi\]
27[ ]*[a-f0-9]+: 0f 01 0e sidtd \[esi\]
28[ ]*[a-f0-9]+: 0f 01 16 lgdtd \[esi\]
29[ ]*[a-f0-9]+: 0f 01 1e lidtd \[esi\]
bbedc832 30[ ]*[a-f0-9]+: 0f 01 3e invlpg BYTE PTR \[esi\]
d9a5e5e5
L
31[ ]*[a-f0-9]+: 0f c7 0e cmpxchg8b QWORD PTR \[esi\]
32[ ]*[a-f0-9]+: 0f c7 36 vmptrld QWORD PTR \[esi\]
33[ ]*[a-f0-9]+: 66 0f c7 36 vmclear QWORD PTR \[esi\]
34[ ]*[a-f0-9]+: f3 0f c7 36 vmxon QWORD PTR \[esi\]
35[ ]*[a-f0-9]+: 0f c7 3e vmptrst QWORD PTR \[esi\]
36[ ]*[a-f0-9]+: 0f ae 06 fxsave \[esi\]
37[ ]*[a-f0-9]+: 0f ae 0e fxrstor \[esi\]
38[ ]*[a-f0-9]+: 0f ae 16 ldmxcsr DWORD PTR \[esi\]
39[ ]*[a-f0-9]+: 0f ae 1e stmxcsr DWORD PTR \[esi\]
40[ ]*[a-f0-9]+: 0f ae 3e clflush BYTE PTR \[esi\]
41#pass
This page took 0.331747 seconds and 4 git commands to generate.