projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
gas: Adjust x86 tests for PECOFF
[deliverable/binutils-gdb.git] / gas / testsuite / gas / i386 / x86-64-avx512bw_vl.s
CommitLineData
1ba585e8
IT		 1# Check 64bit AVX512{BW,VL} instructions
2
3 .allow_index_reg
4 .text
5_start:
6 vpabsb %xmm29, %xmm30 # AVX512{BW,VL}
7 vpabsb %xmm29, %xmm30{%k7} # AVX512{BW,VL}
8 vpabsb %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
9 vpabsb (%rcx), %xmm30 # AVX512{BW,VL}
10 vpabsb 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
11 vpabsb 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
12 vpabsb 2048(%rdx), %xmm30 # AVX512{BW,VL}
13 vpabsb -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
14 vpabsb -2064(%rdx), %xmm30 # AVX512{BW,VL}
15 vpabsb %ymm29, %ymm30 # AVX512{BW,VL}
16 vpabsb %ymm29, %ymm30{%k7} # AVX512{BW,VL}
17 vpabsb %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
18 vpabsb (%rcx), %ymm30 # AVX512{BW,VL}
19 vpabsb 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
20 vpabsb 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
21 vpabsb 4096(%rdx), %ymm30 # AVX512{BW,VL}
22 vpabsb -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
23 vpabsb -4128(%rdx), %ymm30 # AVX512{BW,VL}
24 vpabsw %xmm29, %xmm30 # AVX512{BW,VL}
25 vpabsw %xmm29, %xmm30{%k7} # AVX512{BW,VL}
26 vpabsw %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
27 vpabsw (%rcx), %xmm30 # AVX512{BW,VL}
28 vpabsw 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
29 vpabsw 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
30 vpabsw 2048(%rdx), %xmm30 # AVX512{BW,VL}
31 vpabsw -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
32 vpabsw -2064(%rdx), %xmm30 # AVX512{BW,VL}
33 vpabsw %ymm29, %ymm30 # AVX512{BW,VL}
34 vpabsw %ymm29, %ymm30{%k7} # AVX512{BW,VL}
35 vpabsw %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
36 vpabsw (%rcx), %ymm30 # AVX512{BW,VL}
37 vpabsw 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
38 vpabsw 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
39 vpabsw 4096(%rdx), %ymm30 # AVX512{BW,VL}
40 vpabsw -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
41 vpabsw -4128(%rdx), %ymm30 # AVX512{BW,VL}
42 vpackssdw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
43 vpackssdw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
44 vpackssdw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
45 vpackssdw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
46 vpackssdw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
47 vpackssdw (%rcx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL}
48 vpackssdw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
49 vpackssdw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
50 vpackssdw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
51 vpackssdw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
52 vpackssdw 508(%rdx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL} Disp8
53 vpackssdw 512(%rdx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL}
54 vpackssdw -512(%rdx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL} Disp8
55 vpackssdw -516(%rdx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL}
56 vpackssdw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
57 vpackssdw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
58 vpackssdw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
59 vpackssdw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
60 vpackssdw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
61 vpackssdw (%rcx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL}
62 vpackssdw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
63 vpackssdw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
64 vpackssdw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
65 vpackssdw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
66 vpackssdw 508(%rdx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL} Disp8
67 vpackssdw 512(%rdx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL}
68 vpackssdw -512(%rdx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL} Disp8
69 vpackssdw -516(%rdx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL}
70 vpacksswb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
71 vpacksswb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
72 vpacksswb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
73 vpacksswb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
74 vpacksswb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
75 vpacksswb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
76 vpacksswb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
77 vpacksswb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
78 vpacksswb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
79 vpacksswb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
80 vpacksswb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
81 vpacksswb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
82 vpacksswb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
83 vpacksswb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
84 vpacksswb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
85 vpacksswb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
86 vpacksswb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
87 vpacksswb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
88 vpackusdw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
89 vpackusdw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
90 vpackusdw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
91 vpackusdw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
92 vpackusdw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
93 vpackusdw (%rcx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL}
94 vpackusdw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
95 vpackusdw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
96 vpackusdw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
97 vpackusdw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
98 vpackusdw 508(%rdx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL} Disp8
99 vpackusdw 512(%rdx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL}
100 vpackusdw -512(%rdx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL} Disp8
101 vpackusdw -516(%rdx){1to4}, %xmm29, %xmm30 # AVX512{BW,VL}
102 vpackusdw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
103 vpackusdw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
104 vpackusdw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
105 vpackusdw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
106 vpackusdw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
107 vpackusdw (%rcx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL}
108 vpackusdw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
109 vpackusdw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
110 vpackusdw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
111 vpackusdw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
112 vpackusdw 508(%rdx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL} Disp8
113 vpackusdw 512(%rdx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL}
114 vpackusdw -512(%rdx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL} Disp8
115 vpackusdw -516(%rdx){1to8}, %ymm29, %ymm30 # AVX512{BW,VL}
116 vpackuswb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
117 vpackuswb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
118 vpackuswb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
119 vpackuswb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
120 vpackuswb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
121 vpackuswb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
122 vpackuswb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
123 vpackuswb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
124 vpackuswb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
125 vpackuswb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
126 vpackuswb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
127 vpackuswb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
128 vpackuswb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
129 vpackuswb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
130 vpackuswb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
131 vpackuswb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
132 vpackuswb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
133 vpackuswb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
134 vpaddb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
135 vpaddb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
136 vpaddb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
137 vpaddb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
138 vpaddb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
139 vpaddb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
140 vpaddb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
141 vpaddb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
142 vpaddb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
143 vpaddb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
144 vpaddb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
145 vpaddb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
146 vpaddb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
147 vpaddb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
148 vpaddb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
149 vpaddb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
150 vpaddb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
151 vpaddb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
152 vpaddsb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
153 vpaddsb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
154 vpaddsb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
155 vpaddsb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
156 vpaddsb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
157 vpaddsb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
158 vpaddsb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
159 vpaddsb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
160 vpaddsb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
161 vpaddsb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
162 vpaddsb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
163 vpaddsb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
164 vpaddsb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
165 vpaddsb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
166 vpaddsb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
167 vpaddsb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
168 vpaddsb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
169 vpaddsb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
170 vpaddsw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
171 vpaddsw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
172 vpaddsw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
173 vpaddsw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
174 vpaddsw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
175 vpaddsw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
176 vpaddsw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
177 vpaddsw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
178 vpaddsw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
179 vpaddsw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
180 vpaddsw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
181 vpaddsw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
182 vpaddsw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
183 vpaddsw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
184 vpaddsw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
185 vpaddsw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
186 vpaddsw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
187 vpaddsw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
188 vpaddusb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
189 vpaddusb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
190 vpaddusb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
191 vpaddusb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
192 vpaddusb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
193 vpaddusb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
194 vpaddusb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
195 vpaddusb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
196 vpaddusb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
197 vpaddusb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
198 vpaddusb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
199 vpaddusb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
200 vpaddusb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
201 vpaddusb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
202 vpaddusb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
203 vpaddusb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
204 vpaddusb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
205 vpaddusb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
206 vpaddusw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
207 vpaddusw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
208 vpaddusw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
209 vpaddusw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
210 vpaddusw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
211 vpaddusw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
212 vpaddusw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
213 vpaddusw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
214 vpaddusw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
215 vpaddusw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
216 vpaddusw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
217 vpaddusw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
218 vpaddusw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
219 vpaddusw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
220 vpaddusw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
221 vpaddusw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
222 vpaddusw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
223 vpaddusw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
224 vpaddw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
225 vpaddw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
226 vpaddw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
227 vpaddw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
228 vpaddw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
229 vpaddw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
230 vpaddw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
231 vpaddw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
232 vpaddw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
233 vpaddw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
234 vpaddw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
235 vpaddw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
236 vpaddw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
237 vpaddw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
238 vpaddw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
239 vpaddw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
240 vpaddw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
241 vpaddw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
242 vpalignr $0xab, %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
243 vpalignr $0xab, %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
244 vpalignr $0xab, %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
245 vpalignr $123, %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
246 vpalignr $123, (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
247 vpalignr $123, 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
248 vpalignr $123, 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
249 vpalignr $123, 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
250 vpalignr $123, -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
251 vpalignr $123, -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
252 vpalignr $0xab, %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
253 vpalignr $0xab, %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
254 vpalignr $0xab, %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
255 vpalignr $123, %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
256 vpalignr $123, (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
257 vpalignr $123, 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
258 vpalignr $123, 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
259 vpalignr $123, 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
260 vpalignr $123, -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
261 vpalignr $123, -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
262 vpavgb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
263 vpavgb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
264 vpavgb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
265 vpavgb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
266 vpavgb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
267 vpavgb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
268 vpavgb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
269 vpavgb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
270 vpavgb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
271 vpavgb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
272 vpavgb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
273 vpavgb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
274 vpavgb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
275 vpavgb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
276 vpavgb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
277 vpavgb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
278 vpavgb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
279 vpavgb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
280 vpavgw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
281 vpavgw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
282 vpavgw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
283 vpavgw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
284 vpavgw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
285 vpavgw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
286 vpavgw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
287 vpavgw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
288 vpavgw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
289 vpavgw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
290 vpavgw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
291 vpavgw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
292 vpavgw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
293 vpavgw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
294 vpavgw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
295 vpavgw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
296 vpavgw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
297 vpavgw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
298 vpblendmb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
299 vpblendmb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
300 vpblendmb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
301 vpblendmb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
302 vpblendmb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
303 vpblendmb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
304 vpblendmb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
305 vpblendmb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
306 vpblendmb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
307 vpblendmb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
308 vpblendmb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
309 vpblendmb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
310 vpblendmb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
311 vpblendmb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
312 vpblendmb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
313 vpblendmb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
314 vpblendmb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
315 vpblendmb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
316 vpbroadcastb %xmm29, %xmm30 # AVX512{BW,VL}
317 vpbroadcastb %xmm29, %xmm30{%k7} # AVX512{BW,VL}
318 vpbroadcastb %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
319 vpbroadcastb (%rcx), %xmm30 # AVX512{BW,VL}
320 vpbroadcastb 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
321 vpbroadcastb 127(%rdx), %xmm30 # AVX512{BW,VL} Disp8
322 vpbroadcastb 128(%rdx), %xmm30 # AVX512{BW,VL}
323 vpbroadcastb -128(%rdx), %xmm30 # AVX512{BW,VL} Disp8
324 vpbroadcastb -129(%rdx), %xmm30 # AVX512{BW,VL}
325 vpbroadcastb %xmm29, %ymm30 # AVX512{BW,VL}
326 vpbroadcastb %xmm29, %ymm30{%k7} # AVX512{BW,VL}
327 vpbroadcastb %xmm29, %ymm30{%k7}{z} # AVX512{BW,VL}
328 vpbroadcastb (%rcx), %ymm30 # AVX512{BW,VL}
329 vpbroadcastb 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
330 vpbroadcastb 127(%rdx), %ymm30 # AVX512{BW,VL} Disp8
331 vpbroadcastb 128(%rdx), %ymm30 # AVX512{BW,VL}
332 vpbroadcastb -128(%rdx), %ymm30 # AVX512{BW,VL} Disp8
333 vpbroadcastb -129(%rdx), %ymm30 # AVX512{BW,VL}
334 vpbroadcastb %eax, %xmm30 # AVX512{BW,VL}
335 vpbroadcastb %eax, %xmm30{%k7} # AVX512{BW,VL}
336 vpbroadcastb %eax, %xmm30{%k7}{z} # AVX512{BW,VL}
337 vpbroadcastb %eax, %ymm30 # AVX512{BW,VL}
338 vpbroadcastb %eax, %ymm30{%k7} # AVX512{BW,VL}
339 vpbroadcastb %eax, %ymm30{%k7}{z} # AVX512{BW,VL}
340 vpbroadcastw %xmm29, %xmm30 # AVX512{BW,VL}
341 vpbroadcastw %xmm29, %xmm30{%k7} # AVX512{BW,VL}
342 vpbroadcastw %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
343 vpbroadcastw (%rcx), %xmm30 # AVX512{BW,VL}
344 vpbroadcastw 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
345 vpbroadcastw 254(%rdx), %xmm30 # AVX512{BW,VL} Disp8
346 vpbroadcastw 256(%rdx), %xmm30 # AVX512{BW,VL}
347 vpbroadcastw -256(%rdx), %xmm30 # AVX512{BW,VL} Disp8
348 vpbroadcastw -258(%rdx), %xmm30 # AVX512{BW,VL}
349 vpbroadcastw %xmm29, %ymm30 # AVX512{BW,VL}
350 vpbroadcastw %xmm29, %ymm30{%k7} # AVX512{BW,VL}
351 vpbroadcastw %xmm29, %ymm30{%k7}{z} # AVX512{BW,VL}
352 vpbroadcastw (%rcx), %ymm30 # AVX512{BW,VL}
353 vpbroadcastw 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
354 vpbroadcastw 254(%rdx), %ymm30 # AVX512{BW,VL} Disp8
355 vpbroadcastw 256(%rdx), %ymm30 # AVX512{BW,VL}
356 vpbroadcastw -256(%rdx), %ymm30 # AVX512{BW,VL} Disp8
357 vpbroadcastw -258(%rdx), %ymm30 # AVX512{BW,VL}
358 vpbroadcastw %eax, %xmm30 # AVX512{BW,VL}
359 vpbroadcastw %eax, %xmm30{%k7} # AVX512{BW,VL}
360 vpbroadcastw %eax, %xmm30{%k7}{z} # AVX512{BW,VL}
361 vpbroadcastw %eax, %ymm30 # AVX512{BW,VL}
362 vpbroadcastw %eax, %ymm30{%k7} # AVX512{BW,VL}
363 vpbroadcastw %eax, %ymm30{%k7}{z} # AVX512{BW,VL}
364 vpcmpeqb %xmm29, %xmm30, %k5 # AVX512{BW,VL}
365 vpcmpeqb %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
366 vpcmpeqb (%rcx), %xmm30, %k5 # AVX512{BW,VL}
367 vpcmpeqb 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
368 vpcmpeqb 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
369 vpcmpeqb 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
370 vpcmpeqb -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
371 vpcmpeqb -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
372 vpcmpeqb %ymm29, %ymm30, %k5 # AVX512{BW,VL}
373 vpcmpeqb %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
374 vpcmpeqb (%rcx), %ymm30, %k5 # AVX512{BW,VL}
375 vpcmpeqb 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
376 vpcmpeqb 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
377 vpcmpeqb 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
378 vpcmpeqb -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
379 vpcmpeqb -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
380 vpcmpeqw %xmm29, %xmm30, %k5 # AVX512{BW,VL}
381 vpcmpeqw %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
382 vpcmpeqw (%rcx), %xmm30, %k5 # AVX512{BW,VL}
383 vpcmpeqw 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
384 vpcmpeqw 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
385 vpcmpeqw 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
386 vpcmpeqw -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
387 vpcmpeqw -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
388 vpcmpeqw %ymm29, %ymm30, %k5 # AVX512{BW,VL}
389 vpcmpeqw %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
390 vpcmpeqw (%rcx), %ymm30, %k5 # AVX512{BW,VL}
391 vpcmpeqw 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
392 vpcmpeqw 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
393 vpcmpeqw 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
394 vpcmpeqw -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
395 vpcmpeqw -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
396 vpcmpgtb %xmm29, %xmm30, %k5 # AVX512{BW,VL}
397 vpcmpgtb %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
398 vpcmpgtb (%rcx), %xmm30, %k5 # AVX512{BW,VL}
399 vpcmpgtb 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
400 vpcmpgtb 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
401 vpcmpgtb 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
402 vpcmpgtb -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
403 vpcmpgtb -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
404 vpcmpgtb %ymm29, %ymm30, %k5 # AVX512{BW,VL}
405 vpcmpgtb %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
406 vpcmpgtb (%rcx), %ymm30, %k5 # AVX512{BW,VL}
407 vpcmpgtb 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
408 vpcmpgtb 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
409 vpcmpgtb 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
410 vpcmpgtb -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
411 vpcmpgtb -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
412 vpcmpgtw %xmm29, %xmm30, %k5 # AVX512{BW,VL}
413 vpcmpgtw %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
414 vpcmpgtw (%rcx), %xmm30, %k5 # AVX512{BW,VL}
415 vpcmpgtw 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
416 vpcmpgtw 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
417 vpcmpgtw 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
418 vpcmpgtw -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
419 vpcmpgtw -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
420 vpcmpgtw %ymm29, %ymm30, %k5 # AVX512{BW,VL}
421 vpcmpgtw %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
422 vpcmpgtw (%rcx), %ymm30, %k5 # AVX512{BW,VL}
423 vpcmpgtw 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
424 vpcmpgtw 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
425 vpcmpgtw 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
426 vpcmpgtw -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
427 vpcmpgtw -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
428 vpblendmw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
429 vpblendmw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
430 vpblendmw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
431 vpblendmw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
432 vpblendmw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
433 vpblendmw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
434 vpblendmw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
435 vpblendmw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
436 vpblendmw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
437 vpblendmw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
438 vpblendmw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
439 vpblendmw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
440 vpblendmw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
441 vpblendmw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
442 vpblendmw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
443 vpblendmw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
444 vpblendmw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
445 vpblendmw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
446 vpmaddubsw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
447 vpmaddubsw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
448 vpmaddubsw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
449 vpmaddubsw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
450 vpmaddubsw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
451 vpmaddubsw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
452 vpmaddubsw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
453 vpmaddubsw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
454 vpmaddubsw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
455 vpmaddubsw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
456 vpmaddubsw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
457 vpmaddubsw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
458 vpmaddubsw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
459 vpmaddubsw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
460 vpmaddubsw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
461 vpmaddubsw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
462 vpmaddubsw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
463 vpmaddubsw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
464 vpmaddwd %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
465 vpmaddwd %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
466 vpmaddwd %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
467 vpmaddwd (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
468 vpmaddwd 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
469 vpmaddwd 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
470 vpmaddwd 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
471 vpmaddwd -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
472 vpmaddwd -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
473 vpmaddwd %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
474 vpmaddwd %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
475 vpmaddwd %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
476 vpmaddwd (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
477 vpmaddwd 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
478 vpmaddwd 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
479 vpmaddwd 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
480 vpmaddwd -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
481 vpmaddwd -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
482 vpmaxsb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
483 vpmaxsb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
484 vpmaxsb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
485 vpmaxsb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
486 vpmaxsb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
487 vpmaxsb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
488 vpmaxsb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
489 vpmaxsb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
490 vpmaxsb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
491 vpmaxsb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
492 vpmaxsb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
493 vpmaxsb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
494 vpmaxsb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
495 vpmaxsb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
496 vpmaxsb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
497 vpmaxsb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
498 vpmaxsb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
499 vpmaxsb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
500 vpmaxsw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
501 vpmaxsw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
502 vpmaxsw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
503 vpmaxsw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
504 vpmaxsw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
505 vpmaxsw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
506 vpmaxsw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
507 vpmaxsw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
508 vpmaxsw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
509 vpmaxsw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
510 vpmaxsw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
511 vpmaxsw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
512 vpmaxsw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
513 vpmaxsw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
514 vpmaxsw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
515 vpmaxsw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
516 vpmaxsw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
517 vpmaxsw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
518 vpmaxub %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
519 vpmaxub %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
520 vpmaxub %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
521 vpmaxub (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
522 vpmaxub 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
523 vpmaxub 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
524 vpmaxub 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
525 vpmaxub -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
526 vpmaxub -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
527 vpmaxub %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
528 vpmaxub %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
529 vpmaxub %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
530 vpmaxub (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
531 vpmaxub 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
532 vpmaxub 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
533 vpmaxub 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
534 vpmaxub -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
535 vpmaxub -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
536 vpmaxuw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
537 vpmaxuw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
538 vpmaxuw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
539 vpmaxuw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
540 vpmaxuw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
541 vpmaxuw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
542 vpmaxuw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
543 vpmaxuw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
544 vpmaxuw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
545 vpmaxuw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
546 vpmaxuw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
547 vpmaxuw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
548 vpmaxuw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
549 vpmaxuw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
550 vpmaxuw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
551 vpmaxuw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
552 vpmaxuw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
553 vpmaxuw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
554 vpminsb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
555 vpminsb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
556 vpminsb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
557 vpminsb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
558 vpminsb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
559 vpminsb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
560 vpminsb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
561 vpminsb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
562 vpminsb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
563 vpminsb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
564 vpminsb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
565 vpminsb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
566 vpminsb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
567 vpminsb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
568 vpminsb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
569 vpminsb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
570 vpminsb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
571 vpminsb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
572 vpminsw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
573 vpminsw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
574 vpminsw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
575 vpminsw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
576 vpminsw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
577 vpminsw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
578 vpminsw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
579 vpminsw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
580 vpminsw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
581 vpminsw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
582 vpminsw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
583 vpminsw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
584 vpminsw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
585 vpminsw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
586 vpminsw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
587 vpminsw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
588 vpminsw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
589 vpminsw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
590 vpminub %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
591 vpminub %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
592 vpminub %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
593 vpminub (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
594 vpminub 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
595 vpminub 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
596 vpminub 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
597 vpminub -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
598 vpminub -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
599 vpminub %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
600 vpminub %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
601 vpminub %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
602 vpminub (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
603 vpminub 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
604 vpminub 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
605 vpminub 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
606 vpminub -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
607 vpminub -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
608 vpminuw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
609 vpminuw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
610 vpminuw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
611 vpminuw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
612 vpminuw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
613 vpminuw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
614 vpminuw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
615 vpminuw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
616 vpminuw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
617 vpminuw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
618 vpminuw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
619 vpminuw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
620 vpminuw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
621 vpminuw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
622 vpminuw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
623 vpminuw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
624 vpminuw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
625 vpminuw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
626 vpmovsxbw %xmm29, %xmm30 # AVX512{BW,VL}
627 vpmovsxbw %xmm29, %xmm30{%k7} # AVX512{BW,VL}
628 vpmovsxbw %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
629 vpmovsxbw (%rcx), %xmm30 # AVX512{BW,VL}
630 vpmovsxbw 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
631 vpmovsxbw 1016(%rdx), %xmm30 # AVX512{BW,VL} Disp8
632 vpmovsxbw 1024(%rdx), %xmm30 # AVX512{BW,VL}
633 vpmovsxbw -1024(%rdx), %xmm30 # AVX512{BW,VL} Disp8
634 vpmovsxbw -1032(%rdx), %xmm30 # AVX512{BW,VL}
635 vpmovsxbw %xmm29, %ymm30 # AVX512{BW,VL}
636 vpmovsxbw %xmm29, %ymm30{%k7} # AVX512{BW,VL}
637 vpmovsxbw %xmm29, %ymm30{%k7}{z} # AVX512{BW,VL}
638 vpmovsxbw (%rcx), %ymm30 # AVX512{BW,VL}
639 vpmovsxbw 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
640 vpmovsxbw 2032(%rdx), %ymm30 # AVX512{BW,VL} Disp8
641 vpmovsxbw 2048(%rdx), %ymm30 # AVX512{BW,VL}
642 vpmovsxbw -2048(%rdx), %ymm30 # AVX512{BW,VL} Disp8
643 vpmovsxbw -2064(%rdx), %ymm30 # AVX512{BW,VL}
644 vpmovzxbw %xmm29, %xmm30 # AVX512{BW,VL}
645 vpmovzxbw %xmm29, %xmm30{%k7} # AVX512{BW,VL}
646 vpmovzxbw %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
647 vpmovzxbw (%rcx), %xmm30 # AVX512{BW,VL}
648 vpmovzxbw 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
649 vpmovzxbw 1016(%rdx), %xmm30 # AVX512{BW,VL} Disp8
650 vpmovzxbw 1024(%rdx), %xmm30 # AVX512{BW,VL}
651 vpmovzxbw -1024(%rdx), %xmm30 # AVX512{BW,VL} Disp8
652 vpmovzxbw -1032(%rdx), %xmm30 # AVX512{BW,VL}
653 vpmovzxbw %xmm29, %ymm30 # AVX512{BW,VL}
654 vpmovzxbw %xmm29, %ymm30{%k7} # AVX512{BW,VL}
655 vpmovzxbw %xmm29, %ymm30{%k7}{z} # AVX512{BW,VL}
656 vpmovzxbw (%rcx), %ymm30 # AVX512{BW,VL}
657 vpmovzxbw 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
658 vpmovzxbw 2032(%rdx), %ymm30 # AVX512{BW,VL} Disp8
659 vpmovzxbw 2048(%rdx), %ymm30 # AVX512{BW,VL}
660 vpmovzxbw -2048(%rdx), %ymm30 # AVX512{BW,VL} Disp8
661 vpmovzxbw -2064(%rdx), %ymm30 # AVX512{BW,VL}
662 vpmulhrsw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
663 vpmulhrsw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
664 vpmulhrsw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
665 vpmulhrsw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
666 vpmulhrsw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
667 vpmulhrsw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
668 vpmulhrsw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
669 vpmulhrsw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
670 vpmulhrsw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
671 vpmulhrsw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
672 vpmulhrsw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
673 vpmulhrsw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
674 vpmulhrsw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
675 vpmulhrsw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
676 vpmulhrsw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
677 vpmulhrsw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
678 vpmulhrsw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
679 vpmulhrsw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
680 vpmulhuw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
681 vpmulhuw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
682 vpmulhuw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
683 vpmulhuw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
684 vpmulhuw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
685 vpmulhuw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
686 vpmulhuw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
687 vpmulhuw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
688 vpmulhuw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
689 vpmulhuw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
690 vpmulhuw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
691 vpmulhuw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
692 vpmulhuw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
693 vpmulhuw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
694 vpmulhuw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
695 vpmulhuw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
696 vpmulhuw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
697 vpmulhuw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
698 vpmulhw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
699 vpmulhw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
700 vpmulhw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
701 vpmulhw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
702 vpmulhw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
703 vpmulhw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
704 vpmulhw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
705 vpmulhw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
706 vpmulhw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
707 vpmulhw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
708 vpmulhw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
709 vpmulhw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
710 vpmulhw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
711 vpmulhw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
712 vpmulhw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
713 vpmulhw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
714 vpmulhw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
715 vpmulhw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
716 vpmullw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
717 vpmullw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
718 vpmullw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
719 vpmullw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
720 vpmullw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
721 vpmullw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
722 vpmullw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
723 vpmullw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
724 vpmullw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
725 vpmullw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
726 vpmullw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
727 vpmullw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
728 vpmullw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
729 vpmullw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
730 vpmullw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
731 vpmullw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
732 vpmullw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
733 vpmullw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
734 vpsadbw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
735 vpsadbw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
736 vpsadbw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
737 vpsadbw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
738 vpsadbw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
739 vpsadbw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
740 vpsadbw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
741 vpsadbw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
742 vpsadbw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
743 vpsadbw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
744 vpsadbw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
745 vpsadbw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
746 vpsadbw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
747 vpsadbw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
748 vpshufb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
749 vpshufb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
750 vpshufb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
751 vpshufb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
752 vpshufb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
753 vpshufb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
754 vpshufb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
755 vpshufb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
756 vpshufb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
757 vpshufb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
758 vpshufb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
759 vpshufb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
760 vpshufb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
761 vpshufb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
762 vpshufb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
763 vpshufb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
764 vpshufb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
765 vpshufb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
766 vpshufhw $0xab, %xmm29, %xmm30 # AVX512{BW,VL}
767 vpshufhw $0xab, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
768 vpshufhw $0xab, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
769 vpshufhw $123, %xmm29, %xmm30 # AVX512{BW,VL}
770 vpshufhw $123, (%rcx), %xmm30 # AVX512{BW,VL}
771 vpshufhw $123, 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
772 vpshufhw $123, 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
773 vpshufhw $123, 2048(%rdx), %xmm30 # AVX512{BW,VL}
774 vpshufhw $123, -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
775 vpshufhw $123, -2064(%rdx), %xmm30 # AVX512{BW,VL}
776 vpshufhw $0xab, %ymm29, %ymm30 # AVX512{BW,VL}
777 vpshufhw $0xab, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
778 vpshufhw $0xab, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
779 vpshufhw $123, %ymm29, %ymm30 # AVX512{BW,VL}
780 vpshufhw $123, (%rcx), %ymm30 # AVX512{BW,VL}
781 vpshufhw $123, 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
782 vpshufhw $123, 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
783 vpshufhw $123, 4096(%rdx), %ymm30 # AVX512{BW,VL}
784 vpshufhw $123, -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
785 vpshufhw $123, -4128(%rdx), %ymm30 # AVX512{BW,VL}
786 vpshuflw $0xab, %xmm29, %xmm30 # AVX512{BW,VL}
787 vpshuflw $0xab, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
788 vpshuflw $0xab, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
789 vpshuflw $123, %xmm29, %xmm30 # AVX512{BW,VL}
790 vpshuflw $123, (%rcx), %xmm30 # AVX512{BW,VL}
791 vpshuflw $123, 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
792 vpshuflw $123, 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
793 vpshuflw $123, 2048(%rdx), %xmm30 # AVX512{BW,VL}
794 vpshuflw $123, -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
795 vpshuflw $123, -2064(%rdx), %xmm30 # AVX512{BW,VL}
796 vpshuflw $0xab, %ymm29, %ymm30 # AVX512{BW,VL}
797 vpshuflw $0xab, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
798 vpshuflw $0xab, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
799 vpshuflw $123, %ymm29, %ymm30 # AVX512{BW,VL}
800 vpshuflw $123, (%rcx), %ymm30 # AVX512{BW,VL}
801 vpshuflw $123, 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
802 vpshuflw $123, 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
803 vpshuflw $123, 4096(%rdx), %ymm30 # AVX512{BW,VL}
804 vpshuflw $123, -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
805 vpshuflw $123, -4128(%rdx), %ymm30 # AVX512{BW,VL}
806 vpsllw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
807 vpsllw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
808 vpsllw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
809 vpsllw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
810 vpsllw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
811 vpsllw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
812 vpsllw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
813 vpsllw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
814 vpsllw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
815 vpsllw %xmm28, %ymm29, %ymm30 # AVX512{BW,VL}
816 vpsllw %xmm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
817 vpsllw %xmm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
818 vpsllw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
819 vpsllw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
820 vpsllw 2032(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
821 vpsllw 2048(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
822 vpsllw -2048(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
823 vpsllw -2064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
824 vpsraw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
825 vpsraw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
826 vpsraw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
827 vpsraw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
828 vpsraw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
829 vpsraw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
830 vpsraw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
831 vpsraw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
832 vpsraw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
833 vpsraw %xmm28, %ymm29, %ymm30 # AVX512{BW,VL}
834 vpsraw %xmm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
835 vpsraw %xmm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
836 vpsraw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
837 vpsraw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
838 vpsraw 2032(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
839 vpsraw 2048(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
840 vpsraw -2048(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
841 vpsraw -2064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
842 vpsrlw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
843 vpsrlw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
844 vpsrlw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
845 vpsrlw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
846 vpsrlw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
847 vpsrlw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
848 vpsrlw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
849 vpsrlw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
850 vpsrlw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
851 vpsrlw %xmm28, %ymm29, %ymm30 # AVX512{BW,VL}
852 vpsrlw %xmm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
853 vpsrlw %xmm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
854 vpsrlw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
855 vpsrlw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
856 vpsrlw 2032(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
857 vpsrlw 2048(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
858 vpsrlw -2048(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
859 vpsrlw -2064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
860 vpsrldq $0xab, %xmm29, %xmm30 # AVX512{BW,VL}
861 vpsrldq $123, %xmm29, %xmm30 # AVX512{BW,VL}
862 vpsrldq $123, (%rcx), %xmm30 # AVX512{BW,VL}
863 vpsrldq $123, 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
864 vpsrldq $123, 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
865 vpsrldq $123, 2048(%rdx), %xmm30 # AVX512{BW,VL}
866 vpsrldq $123, -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
867 vpsrldq $123, -2064(%rdx), %xmm30 # AVX512{BW,VL}
868 vpsrldq $0xab, %ymm29, %ymm30 # AVX512{BW,VL}
869 vpsrldq $123, %ymm29, %ymm30 # AVX512{BW,VL}
870 vpsrldq $123, (%rcx), %ymm30 # AVX512{BW,VL}
871 vpsrldq $123, 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
872 vpsrldq $123, 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
873 vpsrldq $123, 4096(%rdx), %ymm30 # AVX512{BW,VL}
874 vpsrldq $123, -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
875 vpsrldq $123, -4128(%rdx), %ymm30 # AVX512{BW,VL}
876 vpsrlw $0xab, %xmm29, %xmm30 # AVX512{BW,VL}
877 vpsrlw $0xab, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
878 vpsrlw $0xab, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
879 vpsrlw $123, %xmm29, %xmm30 # AVX512{BW,VL}
880 vpsrlw $123, (%rcx), %xmm30 # AVX512{BW,VL}
881 vpsrlw $123, 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
882 vpsrlw $123, 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
883 vpsrlw $123, 2048(%rdx), %xmm30 # AVX512{BW,VL}
884 vpsrlw $123, -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
885 vpsrlw $123, -2064(%rdx), %xmm30 # AVX512{BW,VL}
886 vpsrlw $0xab, %ymm29, %ymm30 # AVX512{BW,VL}
887 vpsrlw $0xab, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
888 vpsrlw $0xab, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
889 vpsrlw $123, %ymm29, %ymm30 # AVX512{BW,VL}
890 vpsrlw $123, (%rcx), %ymm30 # AVX512{BW,VL}
891 vpsrlw $123, 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
892 vpsrlw $123, 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
893 vpsrlw $123, 4096(%rdx), %ymm30 # AVX512{BW,VL}
894 vpsrlw $123, -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
895 vpsrlw $123, -4128(%rdx), %ymm30 # AVX512{BW,VL}
896 vpsraw $0xab, %xmm29, %xmm30 # AVX512{BW,VL}
897 vpsraw $0xab, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
898 vpsraw $0xab, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
899 vpsraw $123, %xmm29, %xmm30 # AVX512{BW,VL}
900 vpsraw $123, (%rcx), %xmm30 # AVX512{BW,VL}
901 vpsraw $123, 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
902 vpsraw $123, 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
903 vpsraw $123, 2048(%rdx), %xmm30 # AVX512{BW,VL}
904 vpsraw $123, -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
905 vpsraw $123, -2064(%rdx), %xmm30 # AVX512{BW,VL}
906 vpsraw $0xab, %ymm29, %ymm30 # AVX512{BW,VL}
907 vpsraw $0xab, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
908 vpsraw $0xab, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
909 vpsraw $123, %ymm29, %ymm30 # AVX512{BW,VL}
910 vpsraw $123, (%rcx), %ymm30 # AVX512{BW,VL}
911 vpsraw $123, 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
912 vpsraw $123, 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
913 vpsraw $123, 4096(%rdx), %ymm30 # AVX512{BW,VL}
914 vpsraw $123, -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
915 vpsraw $123, -4128(%rdx), %ymm30 # AVX512{BW,VL}
916 vpsrlvw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
917 vpsrlvw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
918 vpsrlvw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
919 vpsrlvw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
920 vpsrlvw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
921 vpsrlvw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
922 vpsrlvw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
923 vpsrlvw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
924 vpsrlvw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
925 vpsrlvw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
926 vpsrlvw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
927 vpsrlvw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
928 vpsrlvw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
929 vpsrlvw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
930 vpsrlvw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
931 vpsrlvw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
932 vpsrlvw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
933 vpsrlvw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
934 vpsravw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
935 vpsravw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
936 vpsravw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
937 vpsravw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
938 vpsravw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
939 vpsravw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
940 vpsravw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
941 vpsravw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
942 vpsravw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
943 vpsravw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
944 vpsravw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
945 vpsravw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
946 vpsravw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
947 vpsravw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
948 vpsravw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
949 vpsravw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
950 vpsravw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
951 vpsravw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
952 vpsubb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
953 vpsubb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
954 vpsubb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
955 vpsubb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
956 vpsubb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
957 vpsubb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
958 vpsubb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
959 vpsubb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
960 vpsubb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
961 vpsubb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
962 vpsubb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
963 vpsubb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
964 vpsubb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
965 vpsubb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
966 vpsubb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
967 vpsubb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
968 vpsubb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
969 vpsubb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
970 vpsubsb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
971 vpsubsb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
972 vpsubsb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
973 vpsubsb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
974 vpsubsb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
975 vpsubsb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
976 vpsubsb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
977 vpsubsb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
978 vpsubsb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
979 vpsubsb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
980 vpsubsb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
981 vpsubsb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
982 vpsubsb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
983 vpsubsb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
984 vpsubsb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
985 vpsubsb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
986 vpsubsb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
987 vpsubsb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
988 vpsubsw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
989 vpsubsw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
990 vpsubsw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
991 vpsubsw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
992 vpsubsw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
993 vpsubsw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
994 vpsubsw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
995 vpsubsw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
996 vpsubsw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
997 vpsubsw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
998 vpsubsw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
999 vpsubsw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1000 vpsubsw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1001 vpsubsw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1002 vpsubsw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1003 vpsubsw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1004 vpsubsw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1005 vpsubsw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1006 vpsubusb %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1007 vpsubusb %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1008 vpsubusb %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1009 vpsubusb (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1010 vpsubusb 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1011 vpsubusb 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1012 vpsubusb 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1013 vpsubusb -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1014 vpsubusb -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1015 vpsubusb %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1016 vpsubusb %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1017 vpsubusb %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1018 vpsubusb (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1019 vpsubusb 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1020 vpsubusb 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1021 vpsubusb 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1022 vpsubusb -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1023 vpsubusb -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1024 vpsubusw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1025 vpsubusw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1026 vpsubusw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1027 vpsubusw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1028 vpsubusw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1029 vpsubusw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1030 vpsubusw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1031 vpsubusw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1032 vpsubusw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1033 vpsubusw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1034 vpsubusw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1035 vpsubusw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1036 vpsubusw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1037 vpsubusw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1038 vpsubusw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1039 vpsubusw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1040 vpsubusw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1041 vpsubusw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1042 vpsubw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1043 vpsubw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1044 vpsubw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1045 vpsubw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1046 vpsubw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1047 vpsubw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1048 vpsubw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1049 vpsubw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1050 vpsubw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1051 vpsubw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1052 vpsubw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1053 vpsubw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1054 vpsubw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1055 vpsubw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1056 vpsubw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1057 vpsubw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1058 vpsubw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1059 vpsubw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1060 vpunpckhbw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1061 vpunpckhbw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1062 vpunpckhbw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1063 vpunpckhbw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1064 vpunpckhbw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1065 vpunpckhbw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1066 vpunpckhbw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1067 vpunpckhbw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1068 vpunpckhbw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1069 vpunpckhbw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1070 vpunpckhbw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1071 vpunpckhbw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1072 vpunpckhbw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1073 vpunpckhbw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1074 vpunpckhbw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1075 vpunpckhbw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1076 vpunpckhbw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1077 vpunpckhbw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1078 vpunpckhwd %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1079 vpunpckhwd %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1080 vpunpckhwd %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1081 vpunpckhwd (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1082 vpunpckhwd 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1083 vpunpckhwd 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1084 vpunpckhwd 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1085 vpunpckhwd -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1086 vpunpckhwd -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1087 vpunpckhwd %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1088 vpunpckhwd %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1089 vpunpckhwd %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1090 vpunpckhwd (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1091 vpunpckhwd 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1092 vpunpckhwd 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1093 vpunpckhwd 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1094 vpunpckhwd -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1095 vpunpckhwd -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1096 vpunpcklbw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1097 vpunpcklbw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1098 vpunpcklbw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1099 vpunpcklbw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1100 vpunpcklbw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1101 vpunpcklbw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1102 vpunpcklbw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1103 vpunpcklbw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1104 vpunpcklbw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1105 vpunpcklbw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1106 vpunpcklbw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1107 vpunpcklbw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1108 vpunpcklbw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1109 vpunpcklbw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1110 vpunpcklbw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1111 vpunpcklbw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1112 vpunpcklbw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1113 vpunpcklbw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1114 vpunpcklwd %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1115 vpunpcklwd %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1116 vpunpcklwd %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1117 vpunpcklwd (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1118 vpunpcklwd 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1119 vpunpcklwd 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1120 vpunpcklwd 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1121 vpunpcklwd -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1122 vpunpcklwd -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1123 vpunpcklwd %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1124 vpunpcklwd %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1125 vpunpcklwd %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1126 vpunpcklwd (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1127 vpunpcklwd 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1128 vpunpcklwd 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1129 vpunpcklwd 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1130 vpunpcklwd -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1131 vpunpcklwd -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1132 vpmovwb %xmm29, %xmm30 # AVX512{BW,VL}
1133 vpmovwb %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1134 vpmovwb %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1135 vpmovwb %ymm29, %xmm30 # AVX512{BW,VL}
1136 vpmovwb %ymm29, %xmm30{%k7} # AVX512{BW,VL}
1137 vpmovwb %ymm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1138 vpmovswb %xmm29, %xmm30 # AVX512{BW,VL}
1139 vpmovswb %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1140 vpmovswb %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1141 vpmovswb %ymm29, %xmm30 # AVX512{BW,VL}
1142 vpmovswb %ymm29, %xmm30{%k7} # AVX512{BW,VL}
1143 vpmovswb %ymm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1144 vpmovuswb %xmm29, %xmm30 # AVX512{BW,VL}
1145 vpmovuswb %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1146 vpmovuswb %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1147 vpmovuswb %ymm29, %xmm30 # AVX512{BW,VL}
1148 vpmovuswb %ymm29, %xmm30{%k7} # AVX512{BW,VL}
1149 vpmovuswb %ymm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1150 vdbpsadbw $0xab, %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1151 vdbpsadbw $0xab, %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1152 vdbpsadbw $0xab, %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1153 vdbpsadbw $123, %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1154 vdbpsadbw $123, (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1155 vdbpsadbw $123, 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1156 vdbpsadbw $123, 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1157 vdbpsadbw $123, 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1158 vdbpsadbw $123, -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1159 vdbpsadbw $123, -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1160 vdbpsadbw $0xab, %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1161 vdbpsadbw $0xab, %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1162 vdbpsadbw $0xab, %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1163 vdbpsadbw $123, %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1164 vdbpsadbw $123, (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1165 vdbpsadbw $123, 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1166 vdbpsadbw $123, 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1167 vdbpsadbw $123, 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1168 vdbpsadbw $123, -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1169 vdbpsadbw $123, -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1170 vpermw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1171 vpermw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1172 vpermw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1173 vpermw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1174 vpermw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1175 vpermw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1176 vpermw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1177 vpermw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1178 vpermw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1179 vpermw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1180 vpermw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1181 vpermw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1182 vpermw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1183 vpermw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1184 vpermw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1185 vpermw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1186 vpermw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1187 vpermw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1188 vpermt2w %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1189 vpermt2w %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1190 vpermt2w %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1191 vpermt2w (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1192 vpermt2w 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1193 vpermt2w 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1194 vpermt2w 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1195 vpermt2w -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1196 vpermt2w -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1197 vpermt2w %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1198 vpermt2w %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1199 vpermt2w %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1200 vpermt2w (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1201 vpermt2w 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1202 vpermt2w 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1203 vpermt2w 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1204 vpermt2w -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1205 vpermt2w -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1206 vpslldq $0xab, %xmm29, %xmm30 # AVX512{BW,VL}
1207 vpslldq $123, %xmm29, %xmm30 # AVX512{BW,VL}
1208 vpslldq $123, (%rcx), %xmm30 # AVX512{BW,VL}
1209 vpslldq $123, 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
1210 vpslldq $123, 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
1211 vpslldq $123, 2048(%rdx), %xmm30 # AVX512{BW,VL}
1212 vpslldq $123, -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
1213 vpslldq $123, -2064(%rdx), %xmm30 # AVX512{BW,VL}
1214 vpslldq $0xab, %ymm29, %ymm30 # AVX512{BW,VL}
1215 vpslldq $123, %ymm29, %ymm30 # AVX512{BW,VL}
1216 vpslldq $123, (%rcx), %ymm30 # AVX512{BW,VL}
1217 vpslldq $123, 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
1218 vpslldq $123, 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
1219 vpslldq $123, 4096(%rdx), %ymm30 # AVX512{BW,VL}
1220 vpslldq $123, -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
1221 vpslldq $123, -4128(%rdx), %ymm30 # AVX512{BW,VL}
1222 vpsllw $0xab, %xmm29, %xmm30 # AVX512{BW,VL}
1223 vpsllw $0xab, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1224 vpsllw $0xab, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1225 vpsllw $123, %xmm29, %xmm30 # AVX512{BW,VL}
1226 vpsllw $123, (%rcx), %xmm30 # AVX512{BW,VL}
1227 vpsllw $123, 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
1228 vpsllw $123, 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
1229 vpsllw $123, 2048(%rdx), %xmm30 # AVX512{BW,VL}
1230 vpsllw $123, -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
1231 vpsllw $123, -2064(%rdx), %xmm30 # AVX512{BW,VL}
1232 vpsllw $0xab, %ymm29, %ymm30 # AVX512{BW,VL}
1233 vpsllw $0xab, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1234 vpsllw $0xab, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1235 vpsllw $123, %ymm29, %ymm30 # AVX512{BW,VL}
1236 vpsllw $123, (%rcx), %ymm30 # AVX512{BW,VL}
1237 vpsllw $123, 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
1238 vpsllw $123, 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
1239 vpsllw $123, 4096(%rdx), %ymm30 # AVX512{BW,VL}
1240 vpsllw $123, -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
1241 vpsllw $123, -4128(%rdx), %ymm30 # AVX512{BW,VL}
1242 vpsllvw %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1243 vpsllvw %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1244 vpsllvw %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1245 vpsllvw (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1246 vpsllvw 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1247 vpsllvw 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1248 vpsllvw 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1249 vpsllvw -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1250 vpsllvw -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1251 vpsllvw %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1252 vpsllvw %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1253 vpsllvw %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1254 vpsllvw (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1255 vpsllvw 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1256 vpsllvw 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1257 vpsllvw 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1258 vpsllvw -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1259 vpsllvw -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1260 vmovdqu8 %xmm29, %xmm30 # AVX512{BW,VL}
1261 vmovdqu8 %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1262 vmovdqu8 %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1263 vmovdqu8 (%rcx), %xmm30 # AVX512{BW,VL}
1264 vmovdqu8 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
1265 vmovdqu8 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
1266 vmovdqu8 2048(%rdx), %xmm30 # AVX512{BW,VL}
1267 vmovdqu8 -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
1268 vmovdqu8 -2064(%rdx), %xmm30 # AVX512{BW,VL}
1269 vmovdqu8 %ymm29, %ymm30 # AVX512{BW,VL}
1270 vmovdqu8 %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1271 vmovdqu8 %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1272 vmovdqu8 (%rcx), %ymm30 # AVX512{BW,VL}
1273 vmovdqu8 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
1274 vmovdqu8 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
1275 vmovdqu8 4096(%rdx), %ymm30 # AVX512{BW,VL}
1276 vmovdqu8 -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
1277 vmovdqu8 -4128(%rdx), %ymm30 # AVX512{BW,VL}
1278 vmovdqu16 %xmm29, %xmm30 # AVX512{BW,VL}
1279 vmovdqu16 %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1280 vmovdqu16 %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1281 vmovdqu16 (%rcx), %xmm30 # AVX512{BW,VL}
1282 vmovdqu16 0x123(%rax,%r14,8), %xmm30 # AVX512{BW,VL}
1283 vmovdqu16 2032(%rdx), %xmm30 # AVX512{BW,VL} Disp8
1284 vmovdqu16 2048(%rdx), %xmm30 # AVX512{BW,VL}
1285 vmovdqu16 -2048(%rdx), %xmm30 # AVX512{BW,VL} Disp8
1286 vmovdqu16 -2064(%rdx), %xmm30 # AVX512{BW,VL}
1287 vmovdqu16 %ymm29, %ymm30 # AVX512{BW,VL}
1288 vmovdqu16 %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1289 vmovdqu16 %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1290 vmovdqu16 (%rcx), %ymm30 # AVX512{BW,VL}
1291 vmovdqu16 0x123(%rax,%r14,8), %ymm30 # AVX512{BW,VL}
1292 vmovdqu16 4064(%rdx), %ymm30 # AVX512{BW,VL} Disp8
1293 vmovdqu16 4096(%rdx), %ymm30 # AVX512{BW,VL}
1294 vmovdqu16 -4096(%rdx), %ymm30 # AVX512{BW,VL} Disp8
1295 vmovdqu16 -4128(%rdx), %ymm30 # AVX512{BW,VL}
1296 vpmovwb %xmm30, (%rcx) # AVX512{BW,VL}
1297 vpmovwb %xmm30, (%rcx){%k7} # AVX512{BW,VL}
1298 vpmovwb %xmm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1299 vpmovwb %xmm30, 1016(%rdx) # AVX512{BW,VL} Disp8
1300 vpmovwb %xmm30, 1024(%rdx) # AVX512{BW,VL}
1301 vpmovwb %xmm30, -1024(%rdx) # AVX512{BW,VL} Disp8
1302 vpmovwb %xmm30, -1032(%rdx) # AVX512{BW,VL}
1303 vpmovwb %ymm30, (%rcx) # AVX512{BW,VL}
1304 vpmovwb %ymm30, (%rcx){%k7} # AVX512{BW,VL}
1305 vpmovwb %ymm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1306 vpmovwb %ymm30, 2032(%rdx) # AVX512{BW,VL} Disp8
1307 vpmovwb %ymm30, 2048(%rdx) # AVX512{BW,VL}
1308 vpmovwb %ymm30, -2048(%rdx) # AVX512{BW,VL} Disp8
1309 vpmovwb %ymm30, -2064(%rdx) # AVX512{BW,VL}
1310 vpmovswb %xmm30, (%rcx) # AVX512{BW,VL}
1311 vpmovswb %xmm30, (%rcx){%k7} # AVX512{BW,VL}
1312 vpmovswb %xmm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1313 vpmovswb %xmm30, 1016(%rdx) # AVX512{BW,VL} Disp8
1314 vpmovswb %xmm30, 1024(%rdx) # AVX512{BW,VL}
1315 vpmovswb %xmm30, -1024(%rdx) # AVX512{BW,VL} Disp8
1316 vpmovswb %xmm30, -1032(%rdx) # AVX512{BW,VL}
1317 vpmovswb %ymm30, (%rcx) # AVX512{BW,VL}
1318 vpmovswb %ymm30, (%rcx){%k7} # AVX512{BW,VL}
1319 vpmovswb %ymm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1320 vpmovswb %ymm30, 2032(%rdx) # AVX512{BW,VL} Disp8
1321 vpmovswb %ymm30, 2048(%rdx) # AVX512{BW,VL}
1322 vpmovswb %ymm30, -2048(%rdx) # AVX512{BW,VL} Disp8
1323 vpmovswb %ymm30, -2064(%rdx) # AVX512{BW,VL}
1324 vpmovuswb %xmm30, (%rcx) # AVX512{BW,VL}
1325 vpmovuswb %xmm30, (%rcx){%k7} # AVX512{BW,VL}
1326 vpmovuswb %xmm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1327 vpmovuswb %xmm30, 1016(%rdx) # AVX512{BW,VL} Disp8
1328 vpmovuswb %xmm30, 1024(%rdx) # AVX512{BW,VL}
1329 vpmovuswb %xmm30, -1024(%rdx) # AVX512{BW,VL} Disp8
1330 vpmovuswb %xmm30, -1032(%rdx) # AVX512{BW,VL}
1331 vpmovuswb %ymm30, (%rcx) # AVX512{BW,VL}
1332 vpmovuswb %ymm30, (%rcx){%k7} # AVX512{BW,VL}
1333 vpmovuswb %ymm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1334 vpmovuswb %ymm30, 2032(%rdx) # AVX512{BW,VL} Disp8
1335 vpmovuswb %ymm30, 2048(%rdx) # AVX512{BW,VL}
1336 vpmovuswb %ymm30, -2048(%rdx) # AVX512{BW,VL} Disp8
1337 vpmovuswb %ymm30, -2064(%rdx) # AVX512{BW,VL}
1338 vmovdqu8 %xmm30, (%rcx) # AVX512{BW,VL}
1339 vmovdqu8 %xmm30, (%rcx){%k7} # AVX512{BW,VL}
1340 vmovdqu8 %xmm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1341 vmovdqu8 %xmm30, 2032(%rdx) # AVX512{BW,VL} Disp8
1342 vmovdqu8 %xmm30, 2048(%rdx) # AVX512{BW,VL}
1343 vmovdqu8 %xmm30, -2048(%rdx) # AVX512{BW,VL} Disp8
1344 vmovdqu8 %xmm30, -2064(%rdx) # AVX512{BW,VL}
1345 vmovdqu8 %ymm30, (%rcx) # AVX512{BW,VL}
1346 vmovdqu8 %ymm30, (%rcx){%k7} # AVX512{BW,VL}
1347 vmovdqu8 %ymm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1348 vmovdqu8 %ymm30, 4064(%rdx) # AVX512{BW,VL} Disp8
1349 vmovdqu8 %ymm30, 4096(%rdx) # AVX512{BW,VL}
1350 vmovdqu8 %ymm30, -4096(%rdx) # AVX512{BW,VL} Disp8
1351 vmovdqu8 %ymm30, -4128(%rdx) # AVX512{BW,VL}
1352 vmovdqu16 %xmm30, (%rcx) # AVX512{BW,VL}
1353 vmovdqu16 %xmm30, (%rcx){%k7} # AVX512{BW,VL}
1354 vmovdqu16 %xmm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1355 vmovdqu16 %xmm30, 2032(%rdx) # AVX512{BW,VL} Disp8
1356 vmovdqu16 %xmm30, 2048(%rdx) # AVX512{BW,VL}
1357 vmovdqu16 %xmm30, -2048(%rdx) # AVX512{BW,VL} Disp8
1358 vmovdqu16 %xmm30, -2064(%rdx) # AVX512{BW,VL}
1359 vmovdqu16 %ymm30, (%rcx) # AVX512{BW,VL}
1360 vmovdqu16 %ymm30, (%rcx){%k7} # AVX512{BW,VL}
1361 vmovdqu16 %ymm30, 0x123(%rax,%r14,8) # AVX512{BW,VL}
1362 vmovdqu16 %ymm30, 4064(%rdx) # AVX512{BW,VL} Disp8
1363 vmovdqu16 %ymm30, 4096(%rdx) # AVX512{BW,VL}
1364 vmovdqu16 %ymm30, -4096(%rdx) # AVX512{BW,VL} Disp8
1365 vmovdqu16 %ymm30, -4128(%rdx) # AVX512{BW,VL}
1366 vpermi2w %xmm28, %xmm29, %xmm30 # AVX512{BW,VL}
1367 vpermi2w %xmm28, %xmm29, %xmm30{%k7} # AVX512{BW,VL}
1368 vpermi2w %xmm28, %xmm29, %xmm30{%k7}{z} # AVX512{BW,VL}
1369 vpermi2w (%rcx), %xmm29, %xmm30 # AVX512{BW,VL}
1370 vpermi2w 0x123(%rax,%r14,8), %xmm29, %xmm30 # AVX512{BW,VL}
1371 vpermi2w 2032(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1372 vpermi2w 2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1373 vpermi2w -2048(%rdx), %xmm29, %xmm30 # AVX512{BW,VL} Disp8
1374 vpermi2w -2064(%rdx), %xmm29, %xmm30 # AVX512{BW,VL}
1375 vpermi2w %ymm28, %ymm29, %ymm30 # AVX512{BW,VL}
1376 vpermi2w %ymm28, %ymm29, %ymm30{%k7} # AVX512{BW,VL}
1377 vpermi2w %ymm28, %ymm29, %ymm30{%k7}{z} # AVX512{BW,VL}
1378 vpermi2w (%rcx), %ymm29, %ymm30 # AVX512{BW,VL}
1379 vpermi2w 0x123(%rax,%r14,8), %ymm29, %ymm30 # AVX512{BW,VL}
1380 vpermi2w 4064(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1381 vpermi2w 4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1382 vpermi2w -4096(%rdx), %ymm29, %ymm30 # AVX512{BW,VL} Disp8
1383 vpermi2w -4128(%rdx), %ymm29, %ymm30 # AVX512{BW,VL}
1384 vptestmb %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1385 vptestmb %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
1386 vptestmb (%rcx), %xmm30, %k5 # AVX512{BW,VL}
1387 vptestmb 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
1388 vptestmb 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1389 vptestmb 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1390 vptestmb -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1391 vptestmb -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1392 vptestmb %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1393 vptestmb %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
1394 vptestmb (%rcx), %ymm30, %k5 # AVX512{BW,VL}
1395 vptestmb 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
1396 vptestmb 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1397 vptestmb 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1398 vptestmb -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1399 vptestmb -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1400 vptestmw %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1401 vptestmw %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
1402 vptestmw (%rcx), %xmm30, %k5 # AVX512{BW,VL}
1403 vptestmw 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
1404 vptestmw 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1405 vptestmw 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1406 vptestmw -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1407 vptestmw -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1408 vptestmw %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1409 vptestmw %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
1410 vptestmw (%rcx), %ymm30, %k5 # AVX512{BW,VL}
1411 vptestmw 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
1412 vptestmw 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1413 vptestmw 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1414 vptestmw -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1415 vptestmw -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1416 vpmovb2m %xmm30, %k5 # AVX512{BW,VL}
1417 vpmovb2m %ymm30, %k5 # AVX512{BW,VL}
1418 vpmovw2m %xmm30, %k5 # AVX512{BW,VL}
1419 vpmovw2m %ymm30, %k5 # AVX512{BW,VL}
1420 vpmovm2b %k5, %xmm30 # AVX512{BW,VL}
1421 vpmovm2b %k5, %ymm30 # AVX512{BW,VL}
1422 vpmovm2w %k5, %xmm30 # AVX512{BW,VL}
1423 vpmovm2w %k5, %ymm30 # AVX512{BW,VL}
1424 vptestnmb %xmm28, %xmm29, %k5 # AVX512{BW,VL}
1425 vptestnmb %xmm28, %xmm29, %k5{%k7} # AVX512{BW,VL}
1426 vptestnmb (%rcx), %xmm29, %k5 # AVX512{BW,VL}
1427 vptestnmb 0x123(%rax,%r14,8), %xmm29, %k5 # AVX512{BW,VL}
1428 vptestnmb 2032(%rdx), %xmm29, %k5 # AVX512{BW,VL} Disp8
1429 vptestnmb 2048(%rdx), %xmm29, %k5 # AVX512{BW,VL}
1430 vptestnmb -2048(%rdx), %xmm29, %k5 # AVX512{BW,VL} Disp8
1431 vptestnmb -2064(%rdx), %xmm29, %k5 # AVX512{BW,VL}
1432 vptestnmb %ymm28, %ymm29, %k5 # AVX512{BW,VL}
1433 vptestnmb %ymm28, %ymm29, %k5{%k7} # AVX512{BW,VL}
1434 vptestnmb (%rcx), %ymm29, %k5 # AVX512{BW,VL}
1435 vptestnmb 0x123(%rax,%r14,8), %ymm29, %k5 # AVX512{BW,VL}
1436 vptestnmb 4064(%rdx), %ymm29, %k5 # AVX512{BW,VL} Disp8
1437 vptestnmb 4096(%rdx), %ymm29, %k5 # AVX512{BW,VL}
1438 vptestnmb -4096(%rdx), %ymm29, %k5 # AVX512{BW,VL} Disp8
1439 vptestnmb -4128(%rdx), %ymm29, %k5 # AVX512{BW,VL}
1440 vptestnmw %xmm28, %xmm29, %k5 # AVX512{BW,VL}
1441 vptestnmw %xmm28, %xmm29, %k5{%k7} # AVX512{BW,VL}
1442 vptestnmw (%rcx), %xmm29, %k5 # AVX512{BW,VL}
1443 vptestnmw 0x123(%rax,%r14,8), %xmm29, %k5 # AVX512{BW,VL}
1444 vptestnmw 2032(%rdx), %xmm29, %k5 # AVX512{BW,VL} Disp8
1445 vptestnmw 2048(%rdx), %xmm29, %k5 # AVX512{BW,VL}
1446 vptestnmw -2048(%rdx), %xmm29, %k5 # AVX512{BW,VL} Disp8
1447 vptestnmw -2064(%rdx), %xmm29, %k5 # AVX512{BW,VL}
1448 vptestnmw %ymm28, %ymm29, %k5 # AVX512{BW,VL}
1449 vptestnmw %ymm28, %ymm29, %k5{%k7} # AVX512{BW,VL}
1450 vptestnmw (%rcx), %ymm29, %k5 # AVX512{BW,VL}
1451 vptestnmw 0x123(%rax,%r14,8), %ymm29, %k5 # AVX512{BW,VL}
1452 vptestnmw 4064(%rdx), %ymm29, %k5 # AVX512{BW,VL} Disp8
1453 vptestnmw 4096(%rdx), %ymm29, %k5 # AVX512{BW,VL}
1454 vptestnmw -4096(%rdx), %ymm29, %k5 # AVX512{BW,VL} Disp8
1455 vptestnmw -4128(%rdx), %ymm29, %k5 # AVX512{BW,VL}
1456 vpcmpb $0xab, %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1457 vpcmpb $0xab, %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
1458 vpcmpb $123, %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1459 vpcmpb $123, (%rcx), %xmm30, %k5 # AVX512{BW,VL}
1460 vpcmpb $123, 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
1461 vpcmpb $123, 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1462 vpcmpb $123, 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1463 vpcmpb $123, -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1464 vpcmpb $123, -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1465 vpcmpb $0xab, %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1466 vpcmpb $0xab, %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
1467 vpcmpb $123, %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1468 vpcmpb $123, (%rcx), %ymm30, %k5 # AVX512{BW,VL}
1469 vpcmpb $123, 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
1470 vpcmpb $123, 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1471 vpcmpb $123, 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1472 vpcmpb $123, -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1473 vpcmpb $123, -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1474 vpcmpw $0xab, %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1475 vpcmpw $0xab, %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
1476 vpcmpw $123, %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1477 vpcmpw $123, (%rcx), %xmm30, %k5 # AVX512{BW,VL}
1478 vpcmpw $123, 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
1479 vpcmpw $123, 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1480 vpcmpw $123, 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1481 vpcmpw $123, -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1482 vpcmpw $123, -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1483 vpcmpw $0xab, %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1484 vpcmpw $0xab, %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
1485 vpcmpw $123, %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1486 vpcmpw $123, (%rcx), %ymm30, %k5 # AVX512{BW,VL}
1487 vpcmpw $123, 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
1488 vpcmpw $123, 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1489 vpcmpw $123, 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1490 vpcmpw $123, -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1491 vpcmpw $123, -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1492 vpcmpub $0xab, %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1493 vpcmpub $0xab, %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
1494 vpcmpub $123, %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1495 vpcmpub $123, (%rcx), %xmm30, %k5 # AVX512{BW,VL}
1496 vpcmpub $123, 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
1497 vpcmpub $123, 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1498 vpcmpub $123, 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1499 vpcmpub $123, -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1500 vpcmpub $123, -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1501 vpcmpub $0xab, %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1502 vpcmpub $0xab, %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
1503 vpcmpub $123, %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1504 vpcmpub $123, (%rcx), %ymm30, %k5 # AVX512{BW,VL}
1505 vpcmpub $123, 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
1506 vpcmpub $123, 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1507 vpcmpub $123, 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1508 vpcmpub $123, -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1509 vpcmpub $123, -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1510 vpcmpuw $0xab, %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1511 vpcmpuw $0xab, %xmm29, %xmm30, %k5{%k7} # AVX512{BW,VL}
1512 vpcmpuw $123, %xmm29, %xmm30, %k5 # AVX512{BW,VL}
1513 vpcmpuw $123, (%rcx), %xmm30, %k5 # AVX512{BW,VL}
1514 vpcmpuw $123, 0x123(%rax,%r14,8), %xmm30, %k5 # AVX512{BW,VL}
1515 vpcmpuw $123, 2032(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1516 vpcmpuw $123, 2048(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1517 vpcmpuw $123, -2048(%rdx), %xmm30, %k5 # AVX512{BW,VL} Disp8
1518 vpcmpuw $123, -2064(%rdx), %xmm30, %k5 # AVX512{BW,VL}
1519 vpcmpuw $0xab, %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1520 vpcmpuw $0xab, %ymm29, %ymm30, %k5{%k7} # AVX512{BW,VL}
1521 vpcmpuw $123, %ymm29, %ymm30, %k5 # AVX512{BW,VL}
1522 vpcmpuw $123, (%rcx), %ymm30, %k5 # AVX512{BW,VL}
1523 vpcmpuw $123, 0x123(%rax,%r14,8), %ymm30, %k5 # AVX512{BW,VL}
1524 vpcmpuw $123, 4064(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1525 vpcmpuw $123, 4096(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1526 vpcmpuw $123, -4096(%rdx), %ymm30, %k5 # AVX512{BW,VL} Disp8
1527 vpcmpuw $123, -4128(%rdx), %ymm30, %k5 # AVX512{BW,VL}
1528
1529 .intel_syntax noprefix
1530 vpabsb xmm30, xmm29 # AVX512{BW,VL}
1531 vpabsb xmm30{k7}, xmm29 # AVX512{BW,VL}
1532 vpabsb xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
1533 vpabsb xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
1534 vpabsb xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1535 vpabsb xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1536 vpabsb xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1537 vpabsb xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1538 vpabsb xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1539 vpabsb ymm30, ymm29 # AVX512{BW,VL}
1540 vpabsb ymm30{k7}, ymm29 # AVX512{BW,VL}
1541 vpabsb ymm30{k7}{z}, ymm29 # AVX512{BW,VL}
1542 vpabsb ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
1543 vpabsb ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1544 vpabsb ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1545 vpabsb ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1546 vpabsb ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1547 vpabsb ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1548 vpabsw xmm30, xmm29 # AVX512{BW,VL}
1549 vpabsw xmm30{k7}, xmm29 # AVX512{BW,VL}
1550 vpabsw xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
1551 vpabsw xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
1552 vpabsw xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1553 vpabsw xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1554 vpabsw xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1555 vpabsw xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1556 vpabsw xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1557 vpabsw ymm30, ymm29 # AVX512{BW,VL}
1558 vpabsw ymm30{k7}, ymm29 # AVX512{BW,VL}
1559 vpabsw ymm30{k7}{z}, ymm29 # AVX512{BW,VL}
1560 vpabsw ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
1561 vpabsw ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1562 vpabsw ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1563 vpabsw ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1564 vpabsw ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1565 vpabsw ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1566 vpackssdw xmm30, xmm29, xmm28 # AVX512{BW,VL}
1567 vpackssdw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1568 vpackssdw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1569 vpackssdw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1570 vpackssdw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1571 vpackssdw xmm30, xmm29, [rcx]{1to4} # AVX512{BW,VL}
1572 vpackssdw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1573 vpackssdw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1574 vpackssdw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1575 vpackssdw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1576 vpackssdw xmm30, xmm29, [rdx+508]{1to4} # AVX512{BW,VL} Disp8
1577 vpackssdw xmm30, xmm29, [rdx+512]{1to4} # AVX512{BW,VL}
1578 vpackssdw xmm30, xmm29, [rdx-512]{1to4} # AVX512{BW,VL} Disp8
1579 vpackssdw xmm30, xmm29, [rdx-516]{1to4} # AVX512{BW,VL}
1580 vpackssdw ymm30, ymm29, ymm28 # AVX512{BW,VL}
1581 vpackssdw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1582 vpackssdw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1583 vpackssdw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1584 vpackssdw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1585 vpackssdw ymm30, ymm29, [rcx]{1to8} # AVX512{BW,VL}
1586 vpackssdw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1587 vpackssdw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1588 vpackssdw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1589 vpackssdw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1590 vpackssdw ymm30, ymm29, [rdx+508]{1to8} # AVX512{BW,VL} Disp8
1591 vpackssdw ymm30, ymm29, [rdx+512]{1to8} # AVX512{BW,VL}
1592 vpackssdw ymm30, ymm29, [rdx-512]{1to8} # AVX512{BW,VL} Disp8
1593 vpackssdw ymm30, ymm29, [rdx-516]{1to8} # AVX512{BW,VL}
1594 vpacksswb xmm30, xmm29, xmm28 # AVX512{BW,VL}
1595 vpacksswb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1596 vpacksswb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1597 vpacksswb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1598 vpacksswb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1599 vpacksswb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1600 vpacksswb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1601 vpacksswb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1602 vpacksswb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1603 vpacksswb ymm30, ymm29, ymm28 # AVX512{BW,VL}
1604 vpacksswb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1605 vpacksswb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1606 vpacksswb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1607 vpacksswb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1608 vpacksswb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1609 vpacksswb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1610 vpacksswb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1611 vpacksswb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1612 vpackusdw xmm30, xmm29, xmm28 # AVX512{BW,VL}
1613 vpackusdw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1614 vpackusdw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1615 vpackusdw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1616 vpackusdw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1617 vpackusdw xmm30, xmm29, [rcx]{1to4} # AVX512{BW,VL}
1618 vpackusdw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1619 vpackusdw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1620 vpackusdw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1621 vpackusdw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1622 vpackusdw xmm30, xmm29, [rdx+508]{1to4} # AVX512{BW,VL} Disp8
1623 vpackusdw xmm30, xmm29, [rdx+512]{1to4} # AVX512{BW,VL}
1624 vpackusdw xmm30, xmm29, [rdx-512]{1to4} # AVX512{BW,VL} Disp8
1625 vpackusdw xmm30, xmm29, [rdx-516]{1to4} # AVX512{BW,VL}
1626 vpackusdw ymm30, ymm29, ymm28 # AVX512{BW,VL}
1627 vpackusdw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1628 vpackusdw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1629 vpackusdw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1630 vpackusdw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1631 vpackusdw ymm30, ymm29, [rcx]{1to8} # AVX512{BW,VL}
1632 vpackusdw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1633 vpackusdw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1634 vpackusdw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1635 vpackusdw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1636 vpackusdw ymm30, ymm29, [rdx+508]{1to8} # AVX512{BW,VL} Disp8
1637 vpackusdw ymm30, ymm29, [rdx+512]{1to8} # AVX512{BW,VL}
1638 vpackusdw ymm30, ymm29, [rdx-512]{1to8} # AVX512{BW,VL} Disp8
1639 vpackusdw ymm30, ymm29, [rdx-516]{1to8} # AVX512{BW,VL}
1640 vpackuswb xmm30, xmm29, xmm28 # AVX512{BW,VL}
1641 vpackuswb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1642 vpackuswb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1643 vpackuswb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1644 vpackuswb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1645 vpackuswb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1646 vpackuswb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1647 vpackuswb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1648 vpackuswb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1649 vpackuswb ymm30, ymm29, ymm28 # AVX512{BW,VL}
1650 vpackuswb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1651 vpackuswb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1652 vpackuswb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1653 vpackuswb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1654 vpackuswb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1655 vpackuswb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1656 vpackuswb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1657 vpackuswb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1658 vpaddb xmm30, xmm29, xmm28 # AVX512{BW,VL}
1659 vpaddb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1660 vpaddb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1661 vpaddb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1662 vpaddb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1663 vpaddb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1664 vpaddb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1665 vpaddb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1666 vpaddb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1667 vpaddb ymm30, ymm29, ymm28 # AVX512{BW,VL}
1668 vpaddb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1669 vpaddb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1670 vpaddb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1671 vpaddb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1672 vpaddb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1673 vpaddb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1674 vpaddb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1675 vpaddb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1676 vpaddsb xmm30, xmm29, xmm28 # AVX512{BW,VL}
1677 vpaddsb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1678 vpaddsb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1679 vpaddsb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1680 vpaddsb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1681 vpaddsb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1682 vpaddsb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1683 vpaddsb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1684 vpaddsb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1685 vpaddsb ymm30, ymm29, ymm28 # AVX512{BW,VL}
1686 vpaddsb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1687 vpaddsb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1688 vpaddsb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1689 vpaddsb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1690 vpaddsb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1691 vpaddsb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1692 vpaddsb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1693 vpaddsb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1694 vpaddsw xmm30, xmm29, xmm28 # AVX512{BW,VL}
1695 vpaddsw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1696 vpaddsw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1697 vpaddsw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1698 vpaddsw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1699 vpaddsw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1700 vpaddsw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1701 vpaddsw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1702 vpaddsw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1703 vpaddsw ymm30, ymm29, ymm28 # AVX512{BW,VL}
1704 vpaddsw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1705 vpaddsw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1706 vpaddsw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1707 vpaddsw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1708 vpaddsw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1709 vpaddsw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1710 vpaddsw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1711 vpaddsw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1712 vpaddusb xmm30, xmm29, xmm28 # AVX512{BW,VL}
1713 vpaddusb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1714 vpaddusb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1715 vpaddusb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1716 vpaddusb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1717 vpaddusb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1718 vpaddusb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1719 vpaddusb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1720 vpaddusb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1721 vpaddusb ymm30, ymm29, ymm28 # AVX512{BW,VL}
1722 vpaddusb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1723 vpaddusb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1724 vpaddusb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1725 vpaddusb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1726 vpaddusb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1727 vpaddusb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1728 vpaddusb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1729 vpaddusb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1730 vpaddusw xmm30, xmm29, xmm28 # AVX512{BW,VL}
1731 vpaddusw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1732 vpaddusw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1733 vpaddusw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1734 vpaddusw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1735 vpaddusw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1736 vpaddusw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1737 vpaddusw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1738 vpaddusw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1739 vpaddusw ymm30, ymm29, ymm28 # AVX512{BW,VL}
1740 vpaddusw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1741 vpaddusw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1742 vpaddusw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1743 vpaddusw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1744 vpaddusw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1745 vpaddusw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1746 vpaddusw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1747 vpaddusw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1748 vpaddw xmm30, xmm29, xmm28 # AVX512{BW,VL}
1749 vpaddw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1750 vpaddw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1751 vpaddw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1752 vpaddw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1753 vpaddw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1754 vpaddw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1755 vpaddw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1756 vpaddw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1757 vpaddw ymm30, ymm29, ymm28 # AVX512{BW,VL}
1758 vpaddw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1759 vpaddw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1760 vpaddw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1761 vpaddw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1762 vpaddw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1763 vpaddw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1764 vpaddw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1765 vpaddw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1766 vpalignr xmm30, xmm29, xmm28, 0xab # AVX512{BW,VL}
1767 vpalignr xmm30{k7}, xmm29, xmm28, 0xab # AVX512{BW,VL}
1768 vpalignr xmm30{k7}{z}, xmm29, xmm28, 0xab # AVX512{BW,VL}
1769 vpalignr xmm30, xmm29, xmm28, 123 # AVX512{BW,VL}
1770 vpalignr xmm30, xmm29, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
1771 vpalignr xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
1772 vpalignr xmm30, xmm29, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
1773 vpalignr xmm30, xmm29, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
1774 vpalignr xmm30, xmm29, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
1775 vpalignr xmm30, xmm29, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
1776 vpalignr ymm30, ymm29, ymm28, 0xab # AVX512{BW,VL}
1777 vpalignr ymm30{k7}, ymm29, ymm28, 0xab # AVX512{BW,VL}
1778 vpalignr ymm30{k7}{z}, ymm29, ymm28, 0xab # AVX512{BW,VL}
1779 vpalignr ymm30, ymm29, ymm28, 123 # AVX512{BW,VL}
1780 vpalignr ymm30, ymm29, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
1781 vpalignr ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
1782 vpalignr ymm30, ymm29, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
1783 vpalignr ymm30, ymm29, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
1784 vpalignr ymm30, ymm29, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
1785 vpalignr ymm30, ymm29, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
1786 vpavgb xmm30, xmm29, xmm28 # AVX512{BW,VL}
1787 vpavgb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1788 vpavgb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1789 vpavgb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1790 vpavgb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1791 vpavgb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1792 vpavgb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1793 vpavgb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1794 vpavgb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1795 vpavgb ymm30, ymm29, ymm28 # AVX512{BW,VL}
1796 vpavgb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1797 vpavgb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1798 vpavgb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1799 vpavgb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1800 vpavgb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1801 vpavgb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1802 vpavgb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1803 vpavgb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1804 vpavgw xmm30, xmm29, xmm28 # AVX512{BW,VL}
1805 vpavgw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1806 vpavgw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1807 vpavgw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1808 vpavgw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1809 vpavgw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1810 vpavgw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1811 vpavgw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1812 vpavgw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1813 vpavgw ymm30, ymm29, ymm28 # AVX512{BW,VL}
1814 vpavgw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1815 vpavgw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1816 vpavgw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1817 vpavgw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1818 vpavgw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1819 vpavgw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1820 vpavgw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1821 vpavgw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1822 vpblendmb xmm30, xmm29, xmm28 # AVX512{BW,VL}
1823 vpblendmb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1824 vpblendmb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1825 vpblendmb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1826 vpblendmb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1827 vpblendmb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1828 vpblendmb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1829 vpblendmb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1830 vpblendmb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1831 vpblendmb ymm30, ymm29, ymm28 # AVX512{BW,VL}
1832 vpblendmb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1833 vpblendmb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1834 vpblendmb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1835 vpblendmb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1836 vpblendmb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1837 vpblendmb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1838 vpblendmb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1839 vpblendmb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1840 vpbroadcastb xmm30, xmm29 # AVX512{BW,VL}
1841 vpbroadcastb xmm30{k7}, xmm29 # AVX512{BW,VL}
1842 vpbroadcastb xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
1843 vpbroadcastb xmm30, BYTE PTR [rcx] # AVX512{BW,VL}
1844 vpbroadcastb xmm30, BYTE PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1845 vpbroadcastb xmm30, BYTE PTR [rdx+127] # AVX512{BW,VL} Disp8
1846 vpbroadcastb xmm30, BYTE PTR [rdx+128] # AVX512{BW,VL}
1847 vpbroadcastb xmm30, BYTE PTR [rdx-128] # AVX512{BW,VL} Disp8
1848 vpbroadcastb xmm30, BYTE PTR [rdx-129] # AVX512{BW,VL}
1849 vpbroadcastb ymm30, xmm29 # AVX512{BW,VL}
1850 vpbroadcastb ymm30{k7}, xmm29 # AVX512{BW,VL}
1851 vpbroadcastb ymm30{k7}{z}, xmm29 # AVX512{BW,VL}
1852 vpbroadcastb ymm30, BYTE PTR [rcx] # AVX512{BW,VL}
1853 vpbroadcastb ymm30, BYTE PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1854 vpbroadcastb ymm30, BYTE PTR [rdx+127] # AVX512{BW,VL} Disp8
1855 vpbroadcastb ymm30, BYTE PTR [rdx+128] # AVX512{BW,VL}
1856 vpbroadcastb ymm30, BYTE PTR [rdx-128] # AVX512{BW,VL} Disp8
1857 vpbroadcastb ymm30, BYTE PTR [rdx-129] # AVX512{BW,VL}
1858 vpbroadcastb xmm30, eax # AVX512{BW,VL}
1859 vpbroadcastb xmm30{k7}, eax # AVX512{BW,VL}
1860 vpbroadcastb xmm30{k7}{z}, eax # AVX512{BW,VL}
1861 vpbroadcastb ymm30, eax # AVX512{BW,VL}
1862 vpbroadcastb ymm30{k7}, eax # AVX512{BW,VL}
1863 vpbroadcastb ymm30{k7}{z}, eax # AVX512{BW,VL}
1864 vpbroadcastw xmm30, xmm29 # AVX512{BW,VL}
1865 vpbroadcastw xmm30{k7}, xmm29 # AVX512{BW,VL}
1866 vpbroadcastw xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
1867 vpbroadcastw xmm30, WORD PTR [rcx] # AVX512{BW,VL}
1868 vpbroadcastw xmm30, WORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1869 vpbroadcastw xmm30, WORD PTR [rdx+254] # AVX512{BW,VL} Disp8
1870 vpbroadcastw xmm30, WORD PTR [rdx+256] # AVX512{BW,VL}
1871 vpbroadcastw xmm30, WORD PTR [rdx-256] # AVX512{BW,VL} Disp8
1872 vpbroadcastw xmm30, WORD PTR [rdx-258] # AVX512{BW,VL}
1873 vpbroadcastw ymm30, xmm29 # AVX512{BW,VL}
1874 vpbroadcastw ymm30{k7}, xmm29 # AVX512{BW,VL}
1875 vpbroadcastw ymm30{k7}{z}, xmm29 # AVX512{BW,VL}
1876 vpbroadcastw ymm30, WORD PTR [rcx] # AVX512{BW,VL}
1877 vpbroadcastw ymm30, WORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1878 vpbroadcastw ymm30, WORD PTR [rdx+254] # AVX512{BW,VL} Disp8
1879 vpbroadcastw ymm30, WORD PTR [rdx+256] # AVX512{BW,VL}
1880 vpbroadcastw ymm30, WORD PTR [rdx-256] # AVX512{BW,VL} Disp8
1881 vpbroadcastw ymm30, WORD PTR [rdx-258] # AVX512{BW,VL}
1882 vpbroadcastw xmm30, eax # AVX512{BW,VL}
1883 vpbroadcastw xmm30{k7}, eax # AVX512{BW,VL}
1884 vpbroadcastw xmm30{k7}{z}, eax # AVX512{BW,VL}
1885 vpbroadcastw ymm30, eax # AVX512{BW,VL}
1886 vpbroadcastw ymm30{k7}, eax # AVX512{BW,VL}
1887 vpbroadcastw ymm30{k7}{z}, eax # AVX512{BW,VL}
1888 vpcmpeqb k5, xmm30, xmm29 # AVX512{BW,VL}
1889 vpcmpeqb k5{k7}, xmm30, xmm29 # AVX512{BW,VL}
1890 vpcmpeqb k5, xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
1891 vpcmpeqb k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1892 vpcmpeqb k5, xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1893 vpcmpeqb k5, xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1894 vpcmpeqb k5, xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1895 vpcmpeqb k5, xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1896 vpcmpeqb k5, ymm30, ymm29 # AVX512{BW,VL}
1897 vpcmpeqb k5{k7}, ymm30, ymm29 # AVX512{BW,VL}
1898 vpcmpeqb k5, ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
1899 vpcmpeqb k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1900 vpcmpeqb k5, ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1901 vpcmpeqb k5, ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1902 vpcmpeqb k5, ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1903 vpcmpeqb k5, ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1904 vpcmpeqw k5, xmm30, xmm29 # AVX512{BW,VL}
1905 vpcmpeqw k5{k7}, xmm30, xmm29 # AVX512{BW,VL}
1906 vpcmpeqw k5, xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
1907 vpcmpeqw k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1908 vpcmpeqw k5, xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1909 vpcmpeqw k5, xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1910 vpcmpeqw k5, xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1911 vpcmpeqw k5, xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1912 vpcmpeqw k5, ymm30, ymm29 # AVX512{BW,VL}
1913 vpcmpeqw k5{k7}, ymm30, ymm29 # AVX512{BW,VL}
1914 vpcmpeqw k5, ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
1915 vpcmpeqw k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1916 vpcmpeqw k5, ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1917 vpcmpeqw k5, ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1918 vpcmpeqw k5, ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1919 vpcmpeqw k5, ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1920 vpcmpgtb k5, xmm30, xmm29 # AVX512{BW,VL}
1921 vpcmpgtb k5{k7}, xmm30, xmm29 # AVX512{BW,VL}
1922 vpcmpgtb k5, xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
1923 vpcmpgtb k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1924 vpcmpgtb k5, xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1925 vpcmpgtb k5, xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1926 vpcmpgtb k5, xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1927 vpcmpgtb k5, xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1928 vpcmpgtb k5, ymm30, ymm29 # AVX512{BW,VL}
1929 vpcmpgtb k5{k7}, ymm30, ymm29 # AVX512{BW,VL}
1930 vpcmpgtb k5, ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
1931 vpcmpgtb k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1932 vpcmpgtb k5, ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1933 vpcmpgtb k5, ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1934 vpcmpgtb k5, ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1935 vpcmpgtb k5, ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1936 vpcmpgtw k5, xmm30, xmm29 # AVX512{BW,VL}
1937 vpcmpgtw k5{k7}, xmm30, xmm29 # AVX512{BW,VL}
1938 vpcmpgtw k5, xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
1939 vpcmpgtw k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1940 vpcmpgtw k5, xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1941 vpcmpgtw k5, xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1942 vpcmpgtw k5, xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1943 vpcmpgtw k5, xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1944 vpcmpgtw k5, ymm30, ymm29 # AVX512{BW,VL}
1945 vpcmpgtw k5{k7}, ymm30, ymm29 # AVX512{BW,VL}
1946 vpcmpgtw k5, ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
1947 vpcmpgtw k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1948 vpcmpgtw k5, ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1949 vpcmpgtw k5, ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1950 vpcmpgtw k5, ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1951 vpcmpgtw k5, ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1952 vpblendmw xmm30, xmm29, xmm28 # AVX512{BW,VL}
1953 vpblendmw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1954 vpblendmw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1955 vpblendmw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1956 vpblendmw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1957 vpblendmw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1958 vpblendmw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1959 vpblendmw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1960 vpblendmw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1961 vpblendmw ymm30, ymm29, ymm28 # AVX512{BW,VL}
1962 vpblendmw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1963 vpblendmw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1964 vpblendmw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1965 vpblendmw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1966 vpblendmw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1967 vpblendmw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1968 vpblendmw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1969 vpblendmw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1970 vpmaddubsw xmm30, xmm29, xmm28 # AVX512{BW,VL}
1971 vpmaddubsw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1972 vpmaddubsw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1973 vpmaddubsw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1974 vpmaddubsw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1975 vpmaddubsw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1976 vpmaddubsw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1977 vpmaddubsw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1978 vpmaddubsw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1979 vpmaddubsw ymm30, ymm29, ymm28 # AVX512{BW,VL}
1980 vpmaddubsw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1981 vpmaddubsw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
1982 vpmaddubsw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
1983 vpmaddubsw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1984 vpmaddubsw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
1985 vpmaddubsw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
1986 vpmaddubsw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
1987 vpmaddubsw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
1988 vpmaddwd xmm30, xmm29, xmm28 # AVX512{BW,VL}
1989 vpmaddwd xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
1990 vpmaddwd xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
1991 vpmaddwd xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
1992 vpmaddwd xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
1993 vpmaddwd xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
1994 vpmaddwd xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
1995 vpmaddwd xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
1996 vpmaddwd xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
1997 vpmaddwd ymm30, ymm29, ymm28 # AVX512{BW,VL}
1998 vpmaddwd ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
1999 vpmaddwd ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2000 vpmaddwd ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2001 vpmaddwd ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2002 vpmaddwd ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2003 vpmaddwd ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2004 vpmaddwd ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2005 vpmaddwd ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2006 vpmaxsb xmm30, xmm29, xmm28 # AVX512{BW,VL}
2007 vpmaxsb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2008 vpmaxsb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2009 vpmaxsb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2010 vpmaxsb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2011 vpmaxsb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2012 vpmaxsb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2013 vpmaxsb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2014 vpmaxsb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2015 vpmaxsb ymm30, ymm29, ymm28 # AVX512{BW,VL}
2016 vpmaxsb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2017 vpmaxsb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2018 vpmaxsb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2019 vpmaxsb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2020 vpmaxsb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2021 vpmaxsb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2022 vpmaxsb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2023 vpmaxsb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2024 vpmaxsw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2025 vpmaxsw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2026 vpmaxsw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2027 vpmaxsw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2028 vpmaxsw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2029 vpmaxsw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2030 vpmaxsw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2031 vpmaxsw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2032 vpmaxsw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2033 vpmaxsw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2034 vpmaxsw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2035 vpmaxsw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2036 vpmaxsw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2037 vpmaxsw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2038 vpmaxsw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2039 vpmaxsw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2040 vpmaxsw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2041 vpmaxsw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2042 vpmaxub xmm30, xmm29, xmm28 # AVX512{BW,VL}
2043 vpmaxub xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2044 vpmaxub xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2045 vpmaxub xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2046 vpmaxub xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2047 vpmaxub xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2048 vpmaxub xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2049 vpmaxub xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2050 vpmaxub xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2051 vpmaxub ymm30, ymm29, ymm28 # AVX512{BW,VL}
2052 vpmaxub ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2053 vpmaxub ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2054 vpmaxub ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2055 vpmaxub ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2056 vpmaxub ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2057 vpmaxub ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2058 vpmaxub ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2059 vpmaxub ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2060 vpmaxuw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2061 vpmaxuw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2062 vpmaxuw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2063 vpmaxuw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2064 vpmaxuw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2065 vpmaxuw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2066 vpmaxuw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2067 vpmaxuw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2068 vpmaxuw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2069 vpmaxuw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2070 vpmaxuw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2071 vpmaxuw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2072 vpmaxuw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2073 vpmaxuw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2074 vpmaxuw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2075 vpmaxuw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2076 vpmaxuw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2077 vpmaxuw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2078 vpminsb xmm30, xmm29, xmm28 # AVX512{BW,VL}
2079 vpminsb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2080 vpminsb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2081 vpminsb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2082 vpminsb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2083 vpminsb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2084 vpminsb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2085 vpminsb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2086 vpminsb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2087 vpminsb ymm30, ymm29, ymm28 # AVX512{BW,VL}
2088 vpminsb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2089 vpminsb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2090 vpminsb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2091 vpminsb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2092 vpminsb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2093 vpminsb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2094 vpminsb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2095 vpminsb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2096 vpminsw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2097 vpminsw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2098 vpminsw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2099 vpminsw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2100 vpminsw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2101 vpminsw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2102 vpminsw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2103 vpminsw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2104 vpminsw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2105 vpminsw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2106 vpminsw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2107 vpminsw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2108 vpminsw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2109 vpminsw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2110 vpminsw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2111 vpminsw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2112 vpminsw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2113 vpminsw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2114 vpminub xmm30, xmm29, xmm28 # AVX512{BW,VL}
2115 vpminub xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2116 vpminub xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2117 vpminub xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2118 vpminub xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2119 vpminub xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2120 vpminub xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2121 vpminub xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2122 vpminub xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2123 vpminub ymm30, ymm29, ymm28 # AVX512{BW,VL}
2124 vpminub ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2125 vpminub ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2126 vpminub ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2127 vpminub ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2128 vpminub ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2129 vpminub ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2130 vpminub ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2131 vpminub ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2132 vpminuw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2133 vpminuw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2134 vpminuw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2135 vpminuw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2136 vpminuw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2137 vpminuw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2138 vpminuw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2139 vpminuw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2140 vpminuw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2141 vpminuw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2142 vpminuw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2143 vpminuw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2144 vpminuw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2145 vpminuw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2146 vpminuw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2147 vpminuw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2148 vpminuw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2149 vpminuw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2150 vpmovsxbw xmm30, xmm29 # AVX512{BW,VL}
2151 vpmovsxbw xmm30{k7}, xmm29 # AVX512{BW,VL}
2152 vpmovsxbw xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
2153 vpmovsxbw xmm30, QWORD PTR [rcx] # AVX512{BW,VL}
2154 vpmovsxbw xmm30, QWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2155 vpmovsxbw xmm30, QWORD PTR [rdx+1016] # AVX512{BW,VL} Disp8
2156 vpmovsxbw xmm30, QWORD PTR [rdx+1024] # AVX512{BW,VL}
2157 vpmovsxbw xmm30, QWORD PTR [rdx-1024] # AVX512{BW,VL} Disp8
2158 vpmovsxbw xmm30, QWORD PTR [rdx-1032] # AVX512{BW,VL}
2159 vpmovsxbw ymm30, xmm29 # AVX512{BW,VL}
2160 vpmovsxbw ymm30{k7}, xmm29 # AVX512{BW,VL}
2161 vpmovsxbw ymm30{k7}{z}, xmm29 # AVX512{BW,VL}
2162 vpmovsxbw ymm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
2163 vpmovsxbw ymm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2164 vpmovsxbw ymm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2165 vpmovsxbw ymm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2166 vpmovsxbw ymm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2167 vpmovsxbw ymm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2168 vpmovzxbw xmm30, xmm29 # AVX512{BW,VL}
2169 vpmovzxbw xmm30{k7}, xmm29 # AVX512{BW,VL}
2170 vpmovzxbw xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
2171 vpmovzxbw xmm30, QWORD PTR [rcx] # AVX512{BW,VL}
2172 vpmovzxbw xmm30, QWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2173 vpmovzxbw xmm30, QWORD PTR [rdx+1016] # AVX512{BW,VL} Disp8
2174 vpmovzxbw xmm30, QWORD PTR [rdx+1024] # AVX512{BW,VL}
2175 vpmovzxbw xmm30, QWORD PTR [rdx-1024] # AVX512{BW,VL} Disp8
2176 vpmovzxbw xmm30, QWORD PTR [rdx-1032] # AVX512{BW,VL}
2177 vpmovzxbw ymm30, xmm29 # AVX512{BW,VL}
2178 vpmovzxbw ymm30{k7}, xmm29 # AVX512{BW,VL}
2179 vpmovzxbw ymm30{k7}{z}, xmm29 # AVX512{BW,VL}
2180 vpmovzxbw ymm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
2181 vpmovzxbw ymm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2182 vpmovzxbw ymm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2183 vpmovzxbw ymm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2184 vpmovzxbw ymm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2185 vpmovzxbw ymm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2186 vpmulhrsw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2187 vpmulhrsw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2188 vpmulhrsw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2189 vpmulhrsw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2190 vpmulhrsw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2191 vpmulhrsw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2192 vpmulhrsw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2193 vpmulhrsw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2194 vpmulhrsw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2195 vpmulhrsw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2196 vpmulhrsw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2197 vpmulhrsw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2198 vpmulhrsw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2199 vpmulhrsw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2200 vpmulhrsw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2201 vpmulhrsw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2202 vpmulhrsw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2203 vpmulhrsw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2204 vpmulhuw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2205 vpmulhuw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2206 vpmulhuw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2207 vpmulhuw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2208 vpmulhuw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2209 vpmulhuw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2210 vpmulhuw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2211 vpmulhuw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2212 vpmulhuw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2213 vpmulhuw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2214 vpmulhuw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2215 vpmulhuw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2216 vpmulhuw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2217 vpmulhuw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2218 vpmulhuw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2219 vpmulhuw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2220 vpmulhuw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2221 vpmulhuw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2222 vpmulhw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2223 vpmulhw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2224 vpmulhw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2225 vpmulhw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2226 vpmulhw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2227 vpmulhw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2228 vpmulhw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2229 vpmulhw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2230 vpmulhw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2231 vpmulhw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2232 vpmulhw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2233 vpmulhw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2234 vpmulhw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2235 vpmulhw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2236 vpmulhw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2237 vpmulhw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2238 vpmulhw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2239 vpmulhw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2240 vpmullw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2241 vpmullw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2242 vpmullw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2243 vpmullw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2244 vpmullw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2245 vpmullw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2246 vpmullw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2247 vpmullw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2248 vpmullw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2249 vpmullw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2250 vpmullw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2251 vpmullw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2252 vpmullw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2253 vpmullw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2254 vpmullw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2255 vpmullw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2256 vpmullw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2257 vpmullw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2258 vpsadbw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2259 vpsadbw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2260 vpsadbw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2261 vpsadbw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2262 vpsadbw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2263 vpsadbw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2264 vpsadbw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2265 vpsadbw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2266 vpsadbw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2267 vpsadbw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2268 vpsadbw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2269 vpsadbw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2270 vpsadbw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2271 vpsadbw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2272 vpshufb xmm30, xmm29, xmm28 # AVX512{BW,VL}
2273 vpshufb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2274 vpshufb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2275 vpshufb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2276 vpshufb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2277 vpshufb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2278 vpshufb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2279 vpshufb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2280 vpshufb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2281 vpshufb ymm30, ymm29, ymm28 # AVX512{BW,VL}
2282 vpshufb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2283 vpshufb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2284 vpshufb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2285 vpshufb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2286 vpshufb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2287 vpshufb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2288 vpshufb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2289 vpshufb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2290 vpshufhw xmm30, xmm29, 0xab # AVX512{BW,VL}
2291 vpshufhw xmm30{k7}, xmm29, 0xab # AVX512{BW,VL}
2292 vpshufhw xmm30{k7}{z}, xmm29, 0xab # AVX512{BW,VL}
2293 vpshufhw xmm30, xmm29, 123 # AVX512{BW,VL}
2294 vpshufhw xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2295 vpshufhw xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2296 vpshufhw xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
2297 vpshufhw xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
2298 vpshufhw xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
2299 vpshufhw xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
2300 vpshufhw ymm30, ymm29, 0xab # AVX512{BW,VL}
2301 vpshufhw ymm30{k7}, ymm29, 0xab # AVX512{BW,VL}
2302 vpshufhw ymm30{k7}{z}, ymm29, 0xab # AVX512{BW,VL}
2303 vpshufhw ymm30, ymm29, 123 # AVX512{BW,VL}
2304 vpshufhw ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2305 vpshufhw ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2306 vpshufhw ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
2307 vpshufhw ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
2308 vpshufhw ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
2309 vpshufhw ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
2310 vpshuflw xmm30, xmm29, 0xab # AVX512{BW,VL}
2311 vpshuflw xmm30{k7}, xmm29, 0xab # AVX512{BW,VL}
2312 vpshuflw xmm30{k7}{z}, xmm29, 0xab # AVX512{BW,VL}
2313 vpshuflw xmm30, xmm29, 123 # AVX512{BW,VL}
2314 vpshuflw xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2315 vpshuflw xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2316 vpshuflw xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
2317 vpshuflw xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
2318 vpshuflw xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
2319 vpshuflw xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
2320 vpshuflw ymm30, ymm29, 0xab # AVX512{BW,VL}
2321 vpshuflw ymm30{k7}, ymm29, 0xab # AVX512{BW,VL}
2322 vpshuflw ymm30{k7}{z}, ymm29, 0xab # AVX512{BW,VL}
2323 vpshuflw ymm30, ymm29, 123 # AVX512{BW,VL}
2324 vpshuflw ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2325 vpshuflw ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2326 vpshuflw ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
2327 vpshuflw ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
2328 vpshuflw ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
2329 vpshuflw ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
2330 vpsllw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2331 vpsllw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2332 vpsllw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2333 vpsllw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2334 vpsllw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2335 vpsllw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2336 vpsllw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2337 vpsllw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2338 vpsllw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2339 vpsllw ymm30, ymm29, xmm28 # AVX512{BW,VL}
2340 vpsllw ymm30{k7}, ymm29, xmm28 # AVX512{BW,VL}
2341 vpsllw ymm30{k7}{z}, ymm29, xmm28 # AVX512{BW,VL}
2342 vpsllw ymm30, ymm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2343 vpsllw ymm30, ymm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2344 vpsllw ymm30, ymm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2345 vpsllw ymm30, ymm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2346 vpsllw ymm30, ymm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2347 vpsllw ymm30, ymm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2348 vpsraw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2349 vpsraw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2350 vpsraw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2351 vpsraw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2352 vpsraw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2353 vpsraw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2354 vpsraw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2355 vpsraw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2356 vpsraw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2357 vpsraw ymm30, ymm29, xmm28 # AVX512{BW,VL}
2358 vpsraw ymm30{k7}, ymm29, xmm28 # AVX512{BW,VL}
2359 vpsraw ymm30{k7}{z}, ymm29, xmm28 # AVX512{BW,VL}
2360 vpsraw ymm30, ymm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2361 vpsraw ymm30, ymm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2362 vpsraw ymm30, ymm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2363 vpsraw ymm30, ymm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2364 vpsraw ymm30, ymm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2365 vpsraw ymm30, ymm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2366 vpsrlw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2367 vpsrlw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2368 vpsrlw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2369 vpsrlw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2370 vpsrlw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2371 vpsrlw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2372 vpsrlw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2373 vpsrlw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2374 vpsrlw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2375 vpsrlw ymm30, ymm29, xmm28 # AVX512{BW,VL}
2376 vpsrlw ymm30{k7}, ymm29, xmm28 # AVX512{BW,VL}
2377 vpsrlw ymm30{k7}{z}, ymm29, xmm28 # AVX512{BW,VL}
2378 vpsrlw ymm30, ymm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2379 vpsrlw ymm30, ymm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2380 vpsrlw ymm30, ymm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2381 vpsrlw ymm30, ymm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2382 vpsrlw ymm30, ymm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2383 vpsrlw ymm30, ymm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2384 vpsrldq xmm30, xmm29, 0xab # AVX512{BW,VL}
2385 vpsrldq xmm30, xmm29, 123 # AVX512{BW,VL}
2386 vpsrldq xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2387 vpsrldq xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2388 vpsrldq xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
2389 vpsrldq xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
2390 vpsrldq xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
2391 vpsrldq xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
2392 vpsrldq ymm30, ymm29, 0xab # AVX512{BW,VL}
2393 vpsrldq ymm30, ymm29, 123 # AVX512{BW,VL}
2394 vpsrldq ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2395 vpsrldq ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2396 vpsrldq ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
2397 vpsrldq ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
2398 vpsrldq ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
2399 vpsrldq ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
2400 vpsrlw xmm30, xmm29, 0xab # AVX512{BW,VL}
2401 vpsrlw xmm30{k7}, xmm29, 0xab # AVX512{BW,VL}
2402 vpsrlw xmm30{k7}{z}, xmm29, 0xab # AVX512{BW,VL}
2403 vpsrlw xmm30, xmm29, 123 # AVX512{BW,VL}
2404 vpsrlw xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2405 vpsrlw xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2406 vpsrlw xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
2407 vpsrlw xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
2408 vpsrlw xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
2409 vpsrlw xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
2410 vpsrlw ymm30, ymm29, 0xab # AVX512{BW,VL}
2411 vpsrlw ymm30{k7}, ymm29, 0xab # AVX512{BW,VL}
2412 vpsrlw ymm30{k7}{z}, ymm29, 0xab # AVX512{BW,VL}
2413 vpsrlw ymm30, ymm29, 123 # AVX512{BW,VL}
2414 vpsrlw ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2415 vpsrlw ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2416 vpsrlw ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
2417 vpsrlw ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
2418 vpsrlw ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
2419 vpsrlw ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
2420 vpsraw xmm30, xmm29, 0xab # AVX512{BW,VL}
2421 vpsraw xmm30{k7}, xmm29, 0xab # AVX512{BW,VL}
2422 vpsraw xmm30{k7}{z}, xmm29, 0xab # AVX512{BW,VL}
2423 vpsraw xmm30, xmm29, 123 # AVX512{BW,VL}
2424 vpsraw xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2425 vpsraw xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2426 vpsraw xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
2427 vpsraw xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
2428 vpsraw xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
2429 vpsraw xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
2430 vpsraw ymm30, ymm29, 0xab # AVX512{BW,VL}
2431 vpsraw ymm30{k7}, ymm29, 0xab # AVX512{BW,VL}
2432 vpsraw ymm30{k7}{z}, ymm29, 0xab # AVX512{BW,VL}
2433 vpsraw ymm30, ymm29, 123 # AVX512{BW,VL}
2434 vpsraw ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2435 vpsraw ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2436 vpsraw ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
2437 vpsraw ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
2438 vpsraw ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
2439 vpsraw ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
2440 vpsrlvw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2441 vpsrlvw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2442 vpsrlvw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2443 vpsrlvw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2444 vpsrlvw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2445 vpsrlvw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2446 vpsrlvw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2447 vpsrlvw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2448 vpsrlvw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2449 vpsrlvw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2450 vpsrlvw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2451 vpsrlvw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2452 vpsrlvw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2453 vpsrlvw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2454 vpsrlvw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2455 vpsrlvw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2456 vpsrlvw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2457 vpsrlvw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2458 vpsravw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2459 vpsravw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2460 vpsravw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2461 vpsravw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2462 vpsravw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2463 vpsravw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2464 vpsravw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2465 vpsravw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2466 vpsravw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2467 vpsravw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2468 vpsravw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2469 vpsravw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2470 vpsravw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2471 vpsravw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2472 vpsravw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2473 vpsravw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2474 vpsravw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2475 vpsravw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2476 vpsubb xmm30, xmm29, xmm28 # AVX512{BW,VL}
2477 vpsubb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2478 vpsubb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2479 vpsubb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2480 vpsubb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2481 vpsubb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2482 vpsubb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2483 vpsubb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2484 vpsubb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2485 vpsubb ymm30, ymm29, ymm28 # AVX512{BW,VL}
2486 vpsubb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2487 vpsubb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2488 vpsubb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2489 vpsubb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2490 vpsubb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2491 vpsubb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2492 vpsubb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2493 vpsubb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2494 vpsubsb xmm30, xmm29, xmm28 # AVX512{BW,VL}
2495 vpsubsb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2496 vpsubsb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2497 vpsubsb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2498 vpsubsb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2499 vpsubsb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2500 vpsubsb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2501 vpsubsb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2502 vpsubsb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2503 vpsubsb ymm30, ymm29, ymm28 # AVX512{BW,VL}
2504 vpsubsb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2505 vpsubsb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2506 vpsubsb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2507 vpsubsb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2508 vpsubsb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2509 vpsubsb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2510 vpsubsb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2511 vpsubsb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2512 vpsubsw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2513 vpsubsw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2514 vpsubsw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2515 vpsubsw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2516 vpsubsw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2517 vpsubsw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2518 vpsubsw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2519 vpsubsw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2520 vpsubsw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2521 vpsubsw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2522 vpsubsw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2523 vpsubsw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2524 vpsubsw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2525 vpsubsw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2526 vpsubsw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2527 vpsubsw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2528 vpsubsw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2529 vpsubsw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2530 vpsubusb xmm30, xmm29, xmm28 # AVX512{BW,VL}
2531 vpsubusb xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2532 vpsubusb xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2533 vpsubusb xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2534 vpsubusb xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2535 vpsubusb xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2536 vpsubusb xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2537 vpsubusb xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2538 vpsubusb xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2539 vpsubusb ymm30, ymm29, ymm28 # AVX512{BW,VL}
2540 vpsubusb ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2541 vpsubusb ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2542 vpsubusb ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2543 vpsubusb ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2544 vpsubusb ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2545 vpsubusb ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2546 vpsubusb ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2547 vpsubusb ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2548 vpsubusw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2549 vpsubusw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2550 vpsubusw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2551 vpsubusw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2552 vpsubusw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2553 vpsubusw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2554 vpsubusw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2555 vpsubusw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2556 vpsubusw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2557 vpsubusw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2558 vpsubusw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2559 vpsubusw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2560 vpsubusw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2561 vpsubusw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2562 vpsubusw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2563 vpsubusw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2564 vpsubusw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2565 vpsubusw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2566 vpsubw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2567 vpsubw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2568 vpsubw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2569 vpsubw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2570 vpsubw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2571 vpsubw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2572 vpsubw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2573 vpsubw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2574 vpsubw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2575 vpsubw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2576 vpsubw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2577 vpsubw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2578 vpsubw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2579 vpsubw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2580 vpsubw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2581 vpsubw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2582 vpsubw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2583 vpsubw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2584 vpunpckhbw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2585 vpunpckhbw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2586 vpunpckhbw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2587 vpunpckhbw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2588 vpunpckhbw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2589 vpunpckhbw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2590 vpunpckhbw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2591 vpunpckhbw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2592 vpunpckhbw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2593 vpunpckhbw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2594 vpunpckhbw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2595 vpunpckhbw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2596 vpunpckhbw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2597 vpunpckhbw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2598 vpunpckhbw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2599 vpunpckhbw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2600 vpunpckhbw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2601 vpunpckhbw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2602 vpunpckhwd xmm30, xmm29, xmm28 # AVX512{BW,VL}
2603 vpunpckhwd xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2604 vpunpckhwd xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2605 vpunpckhwd xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2606 vpunpckhwd xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2607 vpunpckhwd xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2608 vpunpckhwd xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2609 vpunpckhwd xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2610 vpunpckhwd xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2611 vpunpckhwd ymm30, ymm29, ymm28 # AVX512{BW,VL}
2612 vpunpckhwd ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2613 vpunpckhwd ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2614 vpunpckhwd ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2615 vpunpckhwd ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2616 vpunpckhwd ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2617 vpunpckhwd ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2618 vpunpckhwd ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2619 vpunpckhwd ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2620 vpunpcklbw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2621 vpunpcklbw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2622 vpunpcklbw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2623 vpunpcklbw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2624 vpunpcklbw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2625 vpunpcklbw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2626 vpunpcklbw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2627 vpunpcklbw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2628 vpunpcklbw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2629 vpunpcklbw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2630 vpunpcklbw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2631 vpunpcklbw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2632 vpunpcklbw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2633 vpunpcklbw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2634 vpunpcklbw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2635 vpunpcklbw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2636 vpunpcklbw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2637 vpunpcklbw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2638 vpunpcklwd xmm30, xmm29, xmm28 # AVX512{BW,VL}
2639 vpunpcklwd xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2640 vpunpcklwd xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2641 vpunpcklwd xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2642 vpunpcklwd xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2643 vpunpcklwd xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2644 vpunpcklwd xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2645 vpunpcklwd xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2646 vpunpcklwd xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2647 vpunpcklwd ymm30, ymm29, ymm28 # AVX512{BW,VL}
2648 vpunpcklwd ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2649 vpunpcklwd ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2650 vpunpcklwd ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2651 vpunpcklwd ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2652 vpunpcklwd ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2653 vpunpcklwd ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2654 vpunpcklwd ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2655 vpunpcklwd ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2656 vpmovwb xmm30, xmm29 # AVX512{BW,VL}
2657 vpmovwb xmm30{k7}, xmm29 # AVX512{BW,VL}
2658 vpmovwb xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
2659 vpmovwb xmm30, ymm29 # AVX512{BW,VL}
2660 vpmovwb xmm30{k7}, ymm29 # AVX512{BW,VL}
2661 vpmovwb xmm30{k7}{z}, ymm29 # AVX512{BW,VL}
2662 vpmovswb xmm30, xmm29 # AVX512{BW,VL}
2663 vpmovswb xmm30{k7}, xmm29 # AVX512{BW,VL}
2664 vpmovswb xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
2665 vpmovswb xmm30, ymm29 # AVX512{BW,VL}
2666 vpmovswb xmm30{k7}, ymm29 # AVX512{BW,VL}
2667 vpmovswb xmm30{k7}{z}, ymm29 # AVX512{BW,VL}
2668 vpmovuswb xmm30, xmm29 # AVX512{BW,VL}
2669 vpmovuswb xmm30{k7}, xmm29 # AVX512{BW,VL}
2670 vpmovuswb xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
2671 vpmovuswb xmm30, ymm29 # AVX512{BW,VL}
2672 vpmovuswb xmm30{k7}, ymm29 # AVX512{BW,VL}
2673 vpmovuswb xmm30{k7}{z}, ymm29 # AVX512{BW,VL}
2674 vdbpsadbw xmm30, xmm29, xmm28, 0xab # AVX512{BW,VL}
2675 vdbpsadbw xmm30{k7}, xmm29, xmm28, 0xab # AVX512{BW,VL}
2676 vdbpsadbw xmm30{k7}{z}, xmm29, xmm28, 0xab # AVX512{BW,VL}
2677 vdbpsadbw xmm30, xmm29, xmm28, 123 # AVX512{BW,VL}
2678 vdbpsadbw xmm30, xmm29, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2679 vdbpsadbw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2680 vdbpsadbw xmm30, xmm29, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
2681 vdbpsadbw xmm30, xmm29, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
2682 vdbpsadbw xmm30, xmm29, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
2683 vdbpsadbw xmm30, xmm29, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
2684 vdbpsadbw ymm30, ymm29, ymm28, 0xab # AVX512{BW,VL}
2685 vdbpsadbw ymm30{k7}, ymm29, ymm28, 0xab # AVX512{BW,VL}
2686 vdbpsadbw ymm30{k7}{z}, ymm29, ymm28, 0xab # AVX512{BW,VL}
2687 vdbpsadbw ymm30, ymm29, ymm28, 123 # AVX512{BW,VL}
2688 vdbpsadbw ymm30, ymm29, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2689 vdbpsadbw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2690 vdbpsadbw ymm30, ymm29, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
2691 vdbpsadbw ymm30, ymm29, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
2692 vdbpsadbw ymm30, ymm29, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
2693 vdbpsadbw ymm30, ymm29, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
2694 vpermw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2695 vpermw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2696 vpermw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2697 vpermw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2698 vpermw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2699 vpermw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2700 vpermw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2701 vpermw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2702 vpermw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2703 vpermw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2704 vpermw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2705 vpermw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2706 vpermw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2707 vpermw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2708 vpermw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2709 vpermw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2710 vpermw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2711 vpermw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2712 vpermt2w xmm30, xmm29, xmm28 # AVX512{BW,VL}
2713 vpermt2w xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2714 vpermt2w xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2715 vpermt2w xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2716 vpermt2w xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2717 vpermt2w xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2718 vpermt2w xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2719 vpermt2w xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2720 vpermt2w xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2721 vpermt2w ymm30, ymm29, ymm28 # AVX512{BW,VL}
2722 vpermt2w ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2723 vpermt2w ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2724 vpermt2w ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2725 vpermt2w ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2726 vpermt2w ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2727 vpermt2w ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2728 vpermt2w ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2729 vpermt2w ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2730 vpslldq xmm30, xmm29, 0xab # AVX512{BW,VL}
2731 vpslldq xmm30, xmm29, 123 # AVX512{BW,VL}
2732 vpslldq xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2733 vpslldq xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2734 vpslldq xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
2735 vpslldq xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
2736 vpslldq xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
2737 vpslldq xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
2738 vpslldq ymm30, ymm29, 0xab # AVX512{BW,VL}
2739 vpslldq ymm30, ymm29, 123 # AVX512{BW,VL}
2740 vpslldq ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2741 vpslldq ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2742 vpslldq ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
2743 vpslldq ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
2744 vpslldq ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
2745 vpslldq ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
2746 vpsllw xmm30, xmm29, 0xab # AVX512{BW,VL}
2747 vpsllw xmm30{k7}, xmm29, 0xab # AVX512{BW,VL}
2748 vpsllw xmm30{k7}{z}, xmm29, 0xab # AVX512{BW,VL}
2749 vpsllw xmm30, xmm29, 123 # AVX512{BW,VL}
2750 vpsllw xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2751 vpsllw xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2752 vpsllw xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
2753 vpsllw xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
2754 vpsllw xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
2755 vpsllw xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
2756 vpsllw ymm30, ymm29, 0xab # AVX512{BW,VL}
2757 vpsllw ymm30{k7}, ymm29, 0xab # AVX512{BW,VL}
2758 vpsllw ymm30{k7}{z}, ymm29, 0xab # AVX512{BW,VL}
2759 vpsllw ymm30, ymm29, 123 # AVX512{BW,VL}
2760 vpsllw ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2761 vpsllw ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2762 vpsllw ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
2763 vpsllw ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
2764 vpsllw ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
2765 vpsllw ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
2766 vpsllvw xmm30, xmm29, xmm28 # AVX512{BW,VL}
2767 vpsllvw xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2768 vpsllvw xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2769 vpsllvw xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2770 vpsllvw xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2771 vpsllvw xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2772 vpsllvw xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2773 vpsllvw xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2774 vpsllvw xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2775 vpsllvw ymm30, ymm29, ymm28 # AVX512{BW,VL}
2776 vpsllvw ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2777 vpsllvw ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2778 vpsllvw ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2779 vpsllvw ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2780 vpsllvw ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2781 vpsllvw ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2782 vpsllvw ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2783 vpsllvw ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2784 vmovdqu8 xmm30, xmm29 # AVX512{BW,VL}
2785 vmovdqu8 xmm30{k7}, xmm29 # AVX512{BW,VL}
2786 vmovdqu8 xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
2787 vmovdqu8 xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
2788 vmovdqu8 xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2789 vmovdqu8 xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2790 vmovdqu8 xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2791 vmovdqu8 xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2792 vmovdqu8 xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2793 vmovdqu8 ymm30, ymm29 # AVX512{BW,VL}
2794 vmovdqu8 ymm30{k7}, ymm29 # AVX512{BW,VL}
2795 vmovdqu8 ymm30{k7}{z}, ymm29 # AVX512{BW,VL}
2796 vmovdqu8 ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
2797 vmovdqu8 ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2798 vmovdqu8 ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2799 vmovdqu8 ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2800 vmovdqu8 ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2801 vmovdqu8 ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2802 vmovdqu16 xmm30, xmm29 # AVX512{BW,VL}
2803 vmovdqu16 xmm30{k7}, xmm29 # AVX512{BW,VL}
2804 vmovdqu16 xmm30{k7}{z}, xmm29 # AVX512{BW,VL}
2805 vmovdqu16 xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
2806 vmovdqu16 xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2807 vmovdqu16 xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2808 vmovdqu16 xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2809 vmovdqu16 xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2810 vmovdqu16 xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2811 vmovdqu16 ymm30, ymm29 # AVX512{BW,VL}
2812 vmovdqu16 ymm30{k7}, ymm29 # AVX512{BW,VL}
2813 vmovdqu16 ymm30{k7}{z}, ymm29 # AVX512{BW,VL}
2814 vmovdqu16 ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
2815 vmovdqu16 ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2816 vmovdqu16 ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2817 vmovdqu16 ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2818 vmovdqu16 ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2819 vmovdqu16 ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2820 vpmovwb QWORD PTR [rcx], xmm30 # AVX512{BW,VL}
2821 vpmovwb QWORD PTR [rcx]{k7}, xmm30 # AVX512{BW,VL}
2822 vpmovwb QWORD PTR [rax+r14*8+0x1234], xmm30 # AVX512{BW,VL}
2823 vpmovwb QWORD PTR [rdx+1016], xmm30 # AVX512{BW,VL} Disp8
2824 vpmovwb QWORD PTR [rdx+1024], xmm30 # AVX512{BW,VL}
2825 vpmovwb QWORD PTR [rdx-1024], xmm30 # AVX512{BW,VL} Disp8
2826 vpmovwb QWORD PTR [rdx-1032], xmm30 # AVX512{BW,VL}
2827 vpmovwb XMMWORD PTR [rcx], ymm30 # AVX512{BW,VL}
2828 vpmovwb XMMWORD PTR [rcx]{k7}, ymm30 # AVX512{BW,VL}
2829 vpmovwb XMMWORD PTR [rax+r14*8+0x1234], ymm30 # AVX512{BW,VL}
2830 vpmovwb XMMWORD PTR [rdx+2032], ymm30 # AVX512{BW,VL} Disp8
2831 vpmovwb XMMWORD PTR [rdx+2048], ymm30 # AVX512{BW,VL}
2832 vpmovwb XMMWORD PTR [rdx-2048], ymm30 # AVX512{BW,VL} Disp8
2833 vpmovwb XMMWORD PTR [rdx-2064], ymm30 # AVX512{BW,VL}
2834 vpmovswb QWORD PTR [rcx], xmm30 # AVX512{BW,VL}
2835 vpmovswb QWORD PTR [rcx]{k7}, xmm30 # AVX512{BW,VL}
2836 vpmovswb QWORD PTR [rax+r14*8+0x1234], xmm30 # AVX512{BW,VL}
2837 vpmovswb QWORD PTR [rdx+1016], xmm30 # AVX512{BW,VL} Disp8
2838 vpmovswb QWORD PTR [rdx+1024], xmm30 # AVX512{BW,VL}
2839 vpmovswb QWORD PTR [rdx-1024], xmm30 # AVX512{BW,VL} Disp8
2840 vpmovswb QWORD PTR [rdx-1032], xmm30 # AVX512{BW,VL}
2841 vpmovswb XMMWORD PTR [rcx], ymm30 # AVX512{BW,VL}
2842 vpmovswb XMMWORD PTR [rcx]{k7}, ymm30 # AVX512{BW,VL}
2843 vpmovswb XMMWORD PTR [rax+r14*8+0x1234], ymm30 # AVX512{BW,VL}
2844 vpmovswb XMMWORD PTR [rdx+2032], ymm30 # AVX512{BW,VL} Disp8
2845 vpmovswb XMMWORD PTR [rdx+2048], ymm30 # AVX512{BW,VL}
2846 vpmovswb XMMWORD PTR [rdx-2048], ymm30 # AVX512{BW,VL} Disp8
2847 vpmovswb XMMWORD PTR [rdx-2064], ymm30 # AVX512{BW,VL}
2848 vpmovuswb QWORD PTR [rcx], xmm30 # AVX512{BW,VL}
2849 vpmovuswb QWORD PTR [rcx]{k7}, xmm30 # AVX512{BW,VL}
2850 vpmovuswb QWORD PTR [rax+r14*8+0x1234], xmm30 # AVX512{BW,VL}
2851 vpmovuswb QWORD PTR [rdx+1016], xmm30 # AVX512{BW,VL} Disp8
2852 vpmovuswb QWORD PTR [rdx+1024], xmm30 # AVX512{BW,VL}
2853 vpmovuswb QWORD PTR [rdx-1024], xmm30 # AVX512{BW,VL} Disp8
2854 vpmovuswb QWORD PTR [rdx-1032], xmm30 # AVX512{BW,VL}
2855 vpmovuswb XMMWORD PTR [rcx], ymm30 # AVX512{BW,VL}
2856 vpmovuswb XMMWORD PTR [rcx]{k7}, ymm30 # AVX512{BW,VL}
2857 vpmovuswb XMMWORD PTR [rax+r14*8+0x1234], ymm30 # AVX512{BW,VL}
2858 vpmovuswb XMMWORD PTR [rdx+2032], ymm30 # AVX512{BW,VL} Disp8
2859 vpmovuswb XMMWORD PTR [rdx+2048], ymm30 # AVX512{BW,VL}
2860 vpmovuswb XMMWORD PTR [rdx-2048], ymm30 # AVX512{BW,VL} Disp8
2861 vpmovuswb XMMWORD PTR [rdx-2064], ymm30 # AVX512{BW,VL}
2862 vmovdqu8 XMMWORD PTR [rcx], xmm30 # AVX512{BW,VL}
2863 vmovdqu8 XMMWORD PTR [rcx]{k7}, xmm30 # AVX512{BW,VL}
2864 vmovdqu8 XMMWORD PTR [rax+r14*8+0x1234], xmm30 # AVX512{BW,VL}
2865 vmovdqu8 XMMWORD PTR [rdx+2032], xmm30 # AVX512{BW,VL} Disp8
2866 vmovdqu8 XMMWORD PTR [rdx+2048], xmm30 # AVX512{BW,VL}
2867 vmovdqu8 XMMWORD PTR [rdx-2048], xmm30 # AVX512{BW,VL} Disp8
2868 vmovdqu8 XMMWORD PTR [rdx-2064], xmm30 # AVX512{BW,VL}
2869 vmovdqu8 YMMWORD PTR [rcx], ymm30 # AVX512{BW,VL}
2870 vmovdqu8 YMMWORD PTR [rcx]{k7}, ymm30 # AVX512{BW,VL}
2871 vmovdqu8 YMMWORD PTR [rax+r14*8+0x1234], ymm30 # AVX512{BW,VL}
2872 vmovdqu8 YMMWORD PTR [rdx+4064], ymm30 # AVX512{BW,VL} Disp8
2873 vmovdqu8 YMMWORD PTR [rdx+4096], ymm30 # AVX512{BW,VL}
2874 vmovdqu8 YMMWORD PTR [rdx-4096], ymm30 # AVX512{BW,VL} Disp8
2875 vmovdqu8 YMMWORD PTR [rdx-4128], ymm30 # AVX512{BW,VL}
2876 vmovdqu16 XMMWORD PTR [rcx], xmm30 # AVX512{BW,VL}
2877 vmovdqu16 XMMWORD PTR [rcx]{k7}, xmm30 # AVX512{BW,VL}
2878 vmovdqu16 XMMWORD PTR [rax+r14*8+0x1234], xmm30 # AVX512{BW,VL}
2879 vmovdqu16 XMMWORD PTR [rdx+2032], xmm30 # AVX512{BW,VL} Disp8
2880 vmovdqu16 XMMWORD PTR [rdx+2048], xmm30 # AVX512{BW,VL}
2881 vmovdqu16 XMMWORD PTR [rdx-2048], xmm30 # AVX512{BW,VL} Disp8
2882 vmovdqu16 XMMWORD PTR [rdx-2064], xmm30 # AVX512{BW,VL}
2883 vmovdqu16 YMMWORD PTR [rcx], ymm30 # AVX512{BW,VL}
2884 vmovdqu16 YMMWORD PTR [rcx]{k7}, ymm30 # AVX512{BW,VL}
2885 vmovdqu16 YMMWORD PTR [rax+r14*8+0x1234], ymm30 # AVX512{BW,VL}
2886 vmovdqu16 YMMWORD PTR [rdx+4064], ymm30 # AVX512{BW,VL} Disp8
2887 vmovdqu16 YMMWORD PTR [rdx+4096], ymm30 # AVX512{BW,VL}
2888 vmovdqu16 YMMWORD PTR [rdx-4096], ymm30 # AVX512{BW,VL} Disp8
2889 vmovdqu16 YMMWORD PTR [rdx-4128], ymm30 # AVX512{BW,VL}
2890 vpermi2w xmm30, xmm29, xmm28 # AVX512{BW,VL}
2891 vpermi2w xmm30{k7}, xmm29, xmm28 # AVX512{BW,VL}
2892 vpermi2w xmm30{k7}{z}, xmm29, xmm28 # AVX512{BW,VL}
2893 vpermi2w xmm30, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2894 vpermi2w xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2895 vpermi2w xmm30, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2896 vpermi2w xmm30, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2897 vpermi2w xmm30, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2898 vpermi2w xmm30, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2899 vpermi2w ymm30, ymm29, ymm28 # AVX512{BW,VL}
2900 vpermi2w ymm30{k7}, ymm29, ymm28 # AVX512{BW,VL}
2901 vpermi2w ymm30{k7}{z}, ymm29, ymm28 # AVX512{BW,VL}
2902 vpermi2w ymm30, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2903 vpermi2w ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2904 vpermi2w ymm30, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2905 vpermi2w ymm30, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2906 vpermi2w ymm30, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2907 vpermi2w ymm30, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2908 vptestmb k5, xmm30, xmm29 # AVX512{BW,VL}
2909 vptestmb k5{k7}, xmm30, xmm29 # AVX512{BW,VL}
2910 vptestmb k5, xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
2911 vptestmb k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2912 vptestmb k5, xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2913 vptestmb k5, xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2914 vptestmb k5, xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2915 vptestmb k5, xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2916 vptestmb k5, ymm30, ymm29 # AVX512{BW,VL}
2917 vptestmb k5{k7}, ymm30, ymm29 # AVX512{BW,VL}
2918 vptestmb k5, ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
2919 vptestmb k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2920 vptestmb k5, ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2921 vptestmb k5, ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2922 vptestmb k5, ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2923 vptestmb k5, ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2924 vptestmw k5, xmm30, xmm29 # AVX512{BW,VL}
2925 vptestmw k5{k7}, xmm30, xmm29 # AVX512{BW,VL}
2926 vptestmw k5, xmm30, XMMWORD PTR [rcx] # AVX512{BW,VL}
2927 vptestmw k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2928 vptestmw k5, xmm30, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2929 vptestmw k5, xmm30, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2930 vptestmw k5, xmm30, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2931 vptestmw k5, xmm30, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2932 vptestmw k5, ymm30, ymm29 # AVX512{BW,VL}
2933 vptestmw k5{k7}, ymm30, ymm29 # AVX512{BW,VL}
2934 vptestmw k5, ymm30, YMMWORD PTR [rcx] # AVX512{BW,VL}
2935 vptestmw k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2936 vptestmw k5, ymm30, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2937 vptestmw k5, ymm30, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2938 vptestmw k5, ymm30, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2939 vptestmw k5, ymm30, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2940 vpmovb2m k5, xmm30 # AVX512{BW,VL}
2941 vpmovb2m k5, ymm30 # AVX512{BW,VL}
2942 vpmovw2m k5, xmm30 # AVX512{BW,VL}
2943 vpmovw2m k5, ymm30 # AVX512{BW,VL}
2944 vpmovm2b xmm30, k5 # AVX512{BW,VL}
2945 vpmovm2b ymm30, k5 # AVX512{BW,VL}
2946 vpmovm2w xmm30, k5 # AVX512{BW,VL}
2947 vpmovm2w ymm30, k5 # AVX512{BW,VL}
2948 vptestnmb k5, xmm29, xmm28 # AVX512{BW,VL}
2949 vptestnmb k5{k7}, xmm29, xmm28 # AVX512{BW,VL}
2950 vptestnmb k5, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2951 vptestnmb k5, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2952 vptestnmb k5, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2953 vptestnmb k5, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2954 vptestnmb k5, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2955 vptestnmb k5, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2956 vptestnmb k5, ymm29, ymm28 # AVX512{BW,VL}
2957 vptestnmb k5{k7}, ymm29, ymm28 # AVX512{BW,VL}
2958 vptestnmb k5, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2959 vptestnmb k5, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2960 vptestnmb k5, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2961 vptestnmb k5, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2962 vptestnmb k5, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2963 vptestnmb k5, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2964 vptestnmw k5, xmm29, xmm28 # AVX512{BW,VL}
2965 vptestnmw k5{k7}, xmm29, xmm28 # AVX512{BW,VL}
2966 vptestnmw k5, xmm29, XMMWORD PTR [rcx] # AVX512{BW,VL}
2967 vptestnmw k5, xmm29, XMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2968 vptestnmw k5, xmm29, XMMWORD PTR [rdx+2032] # AVX512{BW,VL} Disp8
2969 vptestnmw k5, xmm29, XMMWORD PTR [rdx+2048] # AVX512{BW,VL}
2970 vptestnmw k5, xmm29, XMMWORD PTR [rdx-2048] # AVX512{BW,VL} Disp8
2971 vptestnmw k5, xmm29, XMMWORD PTR [rdx-2064] # AVX512{BW,VL}
2972 vptestnmw k5, ymm29, ymm28 # AVX512{BW,VL}
2973 vptestnmw k5{k7}, ymm29, ymm28 # AVX512{BW,VL}
2974 vptestnmw k5, ymm29, YMMWORD PTR [rcx] # AVX512{BW,VL}
2975 vptestnmw k5, ymm29, YMMWORD PTR [rax+r14*8+0x1234] # AVX512{BW,VL}
2976 vptestnmw k5, ymm29, YMMWORD PTR [rdx+4064] # AVX512{BW,VL} Disp8
2977 vptestnmw k5, ymm29, YMMWORD PTR [rdx+4096] # AVX512{BW,VL}
2978 vptestnmw k5, ymm29, YMMWORD PTR [rdx-4096] # AVX512{BW,VL} Disp8
2979 vptestnmw k5, ymm29, YMMWORD PTR [rdx-4128] # AVX512{BW,VL}
2980 vpcmpb k5, xmm30, xmm29, 0xab # AVX512{BW,VL}
2981 vpcmpb k5{k7}, xmm30, xmm29, 0xab # AVX512{BW,VL}
2982 vpcmpb k5, xmm30, xmm29, 123 # AVX512{BW,VL}
2983 vpcmpb k5, xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2984 vpcmpb k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2985 vpcmpb k5, xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
2986 vpcmpb k5, xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
2987 vpcmpb k5, xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
2988 vpcmpb k5, xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
2989 vpcmpb k5, ymm30, ymm29, 0xab # AVX512{BW,VL}
2990 vpcmpb k5{k7}, ymm30, ymm29, 0xab # AVX512{BW,VL}
2991 vpcmpb k5, ymm30, ymm29, 123 # AVX512{BW,VL}
2992 vpcmpb k5, ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
2993 vpcmpb k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
2994 vpcmpb k5, ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
2995 vpcmpb k5, ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
2996 vpcmpb k5, ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
2997 vpcmpb k5, ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
2998 vpcmpw k5, xmm30, xmm29, 0xab # AVX512{BW,VL}
2999 vpcmpw k5{k7}, xmm30, xmm29, 0xab # AVX512{BW,VL}
3000 vpcmpw k5, xmm30, xmm29, 123 # AVX512{BW,VL}
3001 vpcmpw k5, xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
3002 vpcmpw k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
3003 vpcmpw k5, xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
3004 vpcmpw k5, xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
3005 vpcmpw k5, xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
3006 vpcmpw k5, xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
3007 vpcmpw k5, ymm30, ymm29, 0xab # AVX512{BW,VL}
3008 vpcmpw k5{k7}, ymm30, ymm29, 0xab # AVX512{BW,VL}
3009 vpcmpw k5, ymm30, ymm29, 123 # AVX512{BW,VL}
3010 vpcmpw k5, ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
3011 vpcmpw k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
3012 vpcmpw k5, ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
3013 vpcmpw k5, ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
3014 vpcmpw k5, ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
3015 vpcmpw k5, ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
3016 vpcmpub k5, xmm30, xmm29, 0xab # AVX512{BW,VL}
3017 vpcmpub k5{k7}, xmm30, xmm29, 0xab # AVX512{BW,VL}
3018 vpcmpub k5, xmm30, xmm29, 123 # AVX512{BW,VL}
3019 vpcmpub k5, xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
3020 vpcmpub k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
3021 vpcmpub k5, xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
3022 vpcmpub k5, xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
3023 vpcmpub k5, xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
3024 vpcmpub k5, xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
3025 vpcmpub k5, ymm30, ymm29, 0xab # AVX512{BW,VL}
3026 vpcmpub k5{k7}, ymm30, ymm29, 0xab # AVX512{BW,VL}
3027 vpcmpub k5, ymm30, ymm29, 123 # AVX512{BW,VL}
3028 vpcmpub k5, ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
3029 vpcmpub k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
3030 vpcmpub k5, ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
3031 vpcmpub k5, ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
3032 vpcmpub k5, ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
3033 vpcmpub k5, ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
3034 vpcmpuw k5, xmm30, xmm29, 0xab # AVX512{BW,VL}
3035 vpcmpuw k5{k7}, xmm30, xmm29, 0xab # AVX512{BW,VL}
3036 vpcmpuw k5, xmm30, xmm29, 123 # AVX512{BW,VL}
3037 vpcmpuw k5, xmm30, XMMWORD PTR [rcx], 123 # AVX512{BW,VL}
3038 vpcmpuw k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
3039 vpcmpuw k5, xmm30, XMMWORD PTR [rdx+2032], 123 # AVX512{BW,VL} Disp8
3040 vpcmpuw k5, xmm30, XMMWORD PTR [rdx+2048], 123 # AVX512{BW,VL}
3041 vpcmpuw k5, xmm30, XMMWORD PTR [rdx-2048], 123 # AVX512{BW,VL} Disp8
3042 vpcmpuw k5, xmm30, XMMWORD PTR [rdx-2064], 123 # AVX512{BW,VL}
3043 vpcmpuw k5, ymm30, ymm29, 0xab # AVX512{BW,VL}
3044 vpcmpuw k5{k7}, ymm30, ymm29, 0xab # AVX512{BW,VL}
3045 vpcmpuw k5, ymm30, ymm29, 123 # AVX512{BW,VL}
3046 vpcmpuw k5, ymm30, YMMWORD PTR [rcx], 123 # AVX512{BW,VL}
3047 vpcmpuw k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123 # AVX512{BW,VL}
3048 vpcmpuw k5, ymm30, YMMWORD PTR [rdx+4064], 123 # AVX512{BW,VL} Disp8
3049 vpcmpuw k5, ymm30, YMMWORD PTR [rdx+4096], 123 # AVX512{BW,VL}
3050 vpcmpuw k5, ymm30, YMMWORD PTR [rdx-4096], 123 # AVX512{BW,VL} Disp8
3051 vpcmpuw k5, ymm30, YMMWORD PTR [rdx-4128], 123 # AVX512{BW,VL}
GDB Binutils - Deliverables
This page took 0.42766 seconds and 4 git commands to generate.