i386: Also check R12-R15 registers when optimizing testq to testb
[deliverable/binutils-gdb.git] / gas / testsuite / gas / i386 / x86-64-xsavec-intel.d
CommitLineData
963f3586
IT
1#as:
2#objdump: -dw -Mintel
3#name: x86_64 XSAVEC insns (Intel disassembly)
4#source: x86-64-xsavec.s
5
6.*: +file format .*
7
8
9Disassembly of section \.text:
10
110+ <_start>:
12[ ]*[a-f0-9]+:[ ]*48 0f c7 21[ ]*xsavec64 \[rcx\]
13[ ]*[a-f0-9]+:[ ]*4a 0f c7 a4 f0 23 01 00 00[ ]*xsavec64 \[rax\+r14\*8\+0x123\]
14[ ]*[a-f0-9]+:[ ]*48 0f c7 21[ ]*xsavec64 \[rcx\]
15[ ]*[a-f0-9]+:[ ]*4a 0f c7 a4 f0 34 12 00 00[ ]*xsavec64 \[rax\+r14\*8\+0x1234\]
16#pass
This page took 0.30377 seconds and 4 git commands to generate.