testsuite: Fix timeout issues during print of vla-arrays.
[deliverable/binutils-gdb.git] / gdb / arm-linux-tdep.c
CommitLineData
faf5f7ad 1/* GNU/Linux on ARM target support.
0fd88904 2
618f726f 3 Copyright (C) 1999-2016 Free Software Foundation, Inc.
faf5f7ad
SB
4
5 This file is part of GDB.
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
a9762ec7 9 the Free Software Foundation; either version 3 of the License, or
faf5f7ad
SB
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
a9762ec7 18 along with this program. If not, see <http://www.gnu.org/licenses/>. */
faf5f7ad
SB
19
20#include "defs.h"
c20f6dea
SB
21#include "target.h"
22#include "value.h"
faf5f7ad 23#include "gdbtypes.h"
134e61c4 24#include "floatformat.h"
2a451106
KB
25#include "gdbcore.h"
26#include "frame.h"
4e052eda 27#include "regcache.h"
d16aafd8 28#include "doublest.h"
7aa1783e 29#include "solib-svr4.h"
4be87837 30#include "osabi.h"
cb587d83 31#include "regset.h"
8e9d1a24
DJ
32#include "trad-frame.h"
33#include "tramp-frame.h"
daddc3c1 34#include "breakpoint.h"
ef7e8358 35#include "auxv.h"
9f948660 36#include "xml-syscall.h"
faf5f7ad 37
d9311bfa
AT
38#include "arch/arm.h"
39#include "arch/arm-get-next-pcs.h"
40#include "arch/arm-linux.h"
34e8f22d 41#include "arm-tdep.h"
cb587d83 42#include "arm-linux-tdep.h"
4aa995e1 43#include "linux-tdep.h"
0670c0aa 44#include "glibc-tdep.h"
cca44b1b
JB
45#include "arch-utils.h"
46#include "inferior.h"
45741a9c 47#include "infrun.h"
cca44b1b
JB
48#include "gdbthread.h"
49#include "symfile.h"
a52e6aac 50
97dfe206
OJ
51#include "record-full.h"
52#include "linux-record.h"
53
55aa24fb
SDJ
54#include "cli/cli-utils.h"
55#include "stap-probe.h"
56#include "parser-defs.h"
57#include "user-regs.h"
58#include <ctype.h>
04a83fee 59#include "elf/common.h"
cb587d83
DJ
60extern int arm_apcs_32;
61
fdf39c9a
RE
62/* Under ARM GNU/Linux the traditional way of performing a breakpoint
63 is to execute a particular software interrupt, rather than use a
64 particular undefined instruction to provoke a trap. Upon exection
65 of the software interrupt the kernel stops the inferior with a
498b1f87 66 SIGTRAP, and wakes the debugger. */
66e810cd 67
948f8e3d 68static const gdb_byte arm_linux_arm_le_breakpoint[] = { 0x01, 0x00, 0x9f, 0xef };
2ef47cd0 69
948f8e3d 70static const gdb_byte arm_linux_arm_be_breakpoint[] = { 0xef, 0x9f, 0x00, 0x01 };
66e810cd 71
c75a2cc8
DJ
72/* However, the EABI syscall interface (new in Nov. 2005) does not look at
73 the operand of the swi if old-ABI compatibility is disabled. Therefore,
74 use an undefined instruction instead. This is supported as of kernel
75 version 2.5.70 (May 2003), so should be a safe assumption for EABI
76 binaries. */
77
948f8e3d 78static const gdb_byte eabi_linux_arm_le_breakpoint[] = { 0xf0, 0x01, 0xf0, 0xe7 };
c75a2cc8 79
948f8e3d 80static const gdb_byte eabi_linux_arm_be_breakpoint[] = { 0xe7, 0xf0, 0x01, 0xf0 };
c75a2cc8
DJ
81
82/* All the kernels which support Thumb support using a specific undefined
83 instruction for the Thumb breakpoint. */
84
948f8e3d 85static const gdb_byte arm_linux_thumb_be_breakpoint[] = {0xde, 0x01};
498b1f87 86
948f8e3d 87static const gdb_byte arm_linux_thumb_le_breakpoint[] = {0x01, 0xde};
498b1f87 88
177321bd
DJ
89/* Because the 16-bit Thumb breakpoint is affected by Thumb-2 IT blocks,
90 we must use a length-appropriate breakpoint for 32-bit Thumb
91 instructions. See also thumb_get_next_pc. */
92
948f8e3d 93static const gdb_byte arm_linux_thumb2_be_breakpoint[] = { 0xf7, 0xf0, 0xa0, 0x00 };
177321bd 94
948f8e3d 95static const gdb_byte arm_linux_thumb2_le_breakpoint[] = { 0xf0, 0xf7, 0x00, 0xa0 };
177321bd 96
f8624c62
MGD
97/* Description of the longjmp buffer. The buffer is treated as an array of
98 elements of size ARM_LINUX_JB_ELEMENT_SIZE.
99
100 The location of saved registers in this buffer (in particular the PC
101 to use after longjmp is called) varies depending on the ABI (in
102 particular the FP model) and also (possibly) the C Library.
103
104 For glibc, eglibc, and uclibc the following holds: If the FP model is
105 SoftVFP or VFP (which implies EABI) then the PC is at offset 9 in the
106 buffer. This is also true for the SoftFPA model. However, for the FPA
107 model the PC is at offset 21 in the buffer. */
7a5ea0d4 108#define ARM_LINUX_JB_ELEMENT_SIZE INT_REGISTER_SIZE
f8624c62
MGD
109#define ARM_LINUX_JB_PC_FPA 21
110#define ARM_LINUX_JB_PC_EABI 9
faf5f7ad 111
f38e884d 112/*
fdf39c9a
RE
113 Dynamic Linking on ARM GNU/Linux
114 --------------------------------
f38e884d
SB
115
116 Note: PLT = procedure linkage table
117 GOT = global offset table
118
119 As much as possible, ELF dynamic linking defers the resolution of
0963b4bd 120 jump/call addresses until the last minute. The technique used is
f38e884d
SB
121 inspired by the i386 ELF design, and is based on the following
122 constraints.
123
124 1) The calling technique should not force a change in the assembly
125 code produced for apps; it MAY cause changes in the way assembly
126 code is produced for position independent code (i.e. shared
127 libraries).
128
129 2) The technique must be such that all executable areas must not be
130 modified; and any modified areas must not be executed.
131
132 To do this, there are three steps involved in a typical jump:
133
134 1) in the code
135 2) through the PLT
136 3) using a pointer from the GOT
137
138 When the executable or library is first loaded, each GOT entry is
139 initialized to point to the code which implements dynamic name
140 resolution and code finding. This is normally a function in the
fdf39c9a
RE
141 program interpreter (on ARM GNU/Linux this is usually
142 ld-linux.so.2, but it does not have to be). On the first
143 invocation, the function is located and the GOT entry is replaced
144 with the real function address. Subsequent calls go through steps
145 1, 2 and 3 and end up calling the real code.
f38e884d
SB
146
147 1) In the code:
148
149 b function_call
150 bl function_call
151
152 This is typical ARM code using the 26 bit relative branch or branch
153 and link instructions. The target of the instruction
154 (function_call is usually the address of the function to be called.
155 In position independent code, the target of the instruction is
156 actually an entry in the PLT when calling functions in a shared
157 library. Note that this call is identical to a normal function
158 call, only the target differs.
159
160 2) In the PLT:
161
0963b4bd
MS
162 The PLT is a synthetic area, created by the linker. It exists in
163 both executables and libraries. It is an array of stubs, one per
164 imported function call. It looks like this:
f38e884d
SB
165
166 PLT[0]:
167 str lr, [sp, #-4]! @push the return address (lr)
168 ldr lr, [pc, #16] @load from 6 words ahead
169 add lr, pc, lr @form an address for GOT[0]
170 ldr pc, [lr, #8]! @jump to the contents of that addr
171
172 The return address (lr) is pushed on the stack and used for
173 calculations. The load on the second line loads the lr with
174 &GOT[3] - . - 20. The addition on the third leaves:
175
176 lr = (&GOT[3] - . - 20) + (. + 8)
177 lr = (&GOT[3] - 12)
178 lr = &GOT[0]
179
180 On the fourth line, the pc and lr are both updated, so that:
181
182 pc = GOT[2]
183 lr = &GOT[0] + 8
184 = &GOT[2]
185
0963b4bd 186 NOTE: PLT[0] borrows an offset .word from PLT[1]. This is a little
f38e884d
SB
187 "tight", but allows us to keep all the PLT entries the same size.
188
189 PLT[n+1]:
190 ldr ip, [pc, #4] @load offset from gotoff
191 add ip, pc, ip @add the offset to the pc
192 ldr pc, [ip] @jump to that address
193 gotoff: .word GOT[n+3] - .
194
195 The load on the first line, gets an offset from the fourth word of
196 the PLT entry. The add on the second line makes ip = &GOT[n+3],
197 which contains either a pointer to PLT[0] (the fixup trampoline) or
198 a pointer to the actual code.
199
200 3) In the GOT:
201
202 The GOT contains helper pointers for both code (PLT) fixups and
0963b4bd 203 data fixups. The first 3 entries of the GOT are special. The next
f38e884d 204 M entries (where M is the number of entries in the PLT) belong to
0963b4bd
MS
205 the PLT fixups. The next D (all remaining) entries belong to
206 various data fixups. The actual size of the GOT is 3 + M + D.
f38e884d 207
0963b4bd 208 The GOT is also a synthetic area, created by the linker. It exists
f38e884d
SB
209 in both executables and libraries. When the GOT is first
210 initialized , all the GOT entries relating to PLT fixups are
211 pointing to code back at PLT[0].
212
213 The special entries in the GOT are:
214
215 GOT[0] = linked list pointer used by the dynamic loader
216 GOT[1] = pointer to the reloc table for this module
217 GOT[2] = pointer to the fixup/resolver code
218
219 The first invocation of function call comes through and uses the
220 fixup/resolver code. On the entry to the fixup/resolver code:
221
222 ip = &GOT[n+3]
223 lr = &GOT[2]
224 stack[0] = return address (lr) of the function call
225 [r0, r1, r2, r3] are still the arguments to the function call
226
227 This is enough information for the fixup/resolver code to work
228 with. Before the fixup/resolver code returns, it actually calls
229 the requested function and repairs &GOT[n+3]. */
230
2a451106
KB
231/* The constants below were determined by examining the following files
232 in the linux kernel sources:
233
234 arch/arm/kernel/signal.c
235 - see SWI_SYS_SIGRETURN and SWI_SYS_RT_SIGRETURN
236 include/asm-arm/unistd.h
237 - see __NR_sigreturn, __NR_rt_sigreturn, and __NR_SYSCALL_BASE */
238
239#define ARM_LINUX_SIGRETURN_INSTR 0xef900077
240#define ARM_LINUX_RT_SIGRETURN_INSTR 0xef9000ad
241
edfb1a26
DJ
242/* For ARM EABI, the syscall number is not in the SWI instruction
243 (instead it is loaded into r7). We recognize the pattern that
244 glibc uses... alternatively, we could arrange to do this by
245 function name, but they are not always exported. */
8e9d1a24
DJ
246#define ARM_SET_R7_SIGRETURN 0xe3a07077
247#define ARM_SET_R7_RT_SIGRETURN 0xe3a070ad
248#define ARM_EABI_SYSCALL 0xef000000
2a451106 249
f347ffc9
WN
250/* Equivalent patterns for Thumb2. */
251#define THUMB2_SET_R7_SIGRETURN1 0xf04f
252#define THUMB2_SET_R7_SIGRETURN2 0x0777
253#define THUMB2_SET_R7_RT_SIGRETURN1 0xf04f
254#define THUMB2_SET_R7_RT_SIGRETURN2 0x07ad
255#define THUMB2_EABI_SYSCALL 0xdf00
256
f1973203
MR
257/* OABI syscall restart trampoline, used for EABI executables too
258 whenever OABI support has been enabled in the kernel. */
259#define ARM_OABI_SYSCALL_RESTART_SYSCALL 0xef900000
260#define ARM_LDR_PC_SP_12 0xe49df00c
478fd957 261#define ARM_LDR_PC_SP_4 0xe49df004
f1973203 262
d0e59a68
AT
263/* Syscall number for sigreturn. */
264#define ARM_SIGRETURN 119
265/* Syscall number for rt_sigreturn. */
266#define ARM_RT_SIGRETURN 173
267
e7cf25a8 268static CORE_ADDR
553cb527 269 arm_linux_get_next_pcs_syscall_next_pc (struct arm_get_next_pcs *self);
e7cf25a8 270
d9311bfa
AT
271/* Operation function pointers for get_next_pcs. */
272static struct arm_get_next_pcs_ops arm_linux_get_next_pcs_ops = {
273 arm_get_next_pcs_read_memory_unsigned_integer,
e7cf25a8 274 arm_linux_get_next_pcs_syscall_next_pc,
d9311bfa 275 arm_get_next_pcs_addr_bits_remove,
ed443b61
YQ
276 arm_get_next_pcs_is_thumb,
277 arm_linux_get_next_pcs_fixup,
d9311bfa
AT
278};
279
8e9d1a24 280static void
a262aec2 281arm_linux_sigtramp_cache (struct frame_info *this_frame,
8e9d1a24
DJ
282 struct trad_frame_cache *this_cache,
283 CORE_ADDR func, int regs_offset)
2a451106 284{
a262aec2 285 CORE_ADDR sp = get_frame_register_unsigned (this_frame, ARM_SP_REGNUM);
8e9d1a24
DJ
286 CORE_ADDR base = sp + regs_offset;
287 int i;
2a451106 288
8e9d1a24
DJ
289 for (i = 0; i < 16; i++)
290 trad_frame_set_reg_addr (this_cache, i, base + i * 4);
2a451106 291
8e9d1a24 292 trad_frame_set_reg_addr (this_cache, ARM_PS_REGNUM, base + 16 * 4);
2a451106 293
8e9d1a24
DJ
294 /* The VFP or iWMMXt registers may be saved on the stack, but there's
295 no reliable way to restore them (yet). */
2a451106 296
8e9d1a24
DJ
297 /* Save a frame ID. */
298 trad_frame_set_id (this_cache, frame_id_build (sp, func));
299}
2a451106 300
d9311bfa 301/* See arm-linux.h for stack layout details. */
8e9d1a24
DJ
302static void
303arm_linux_sigreturn_init (const struct tramp_frame *self,
a262aec2 304 struct frame_info *this_frame,
8e9d1a24
DJ
305 struct trad_frame_cache *this_cache,
306 CORE_ADDR func)
2a451106 307{
e17a4113
UW
308 struct gdbarch *gdbarch = get_frame_arch (this_frame);
309 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
a262aec2 310 CORE_ADDR sp = get_frame_register_unsigned (this_frame, ARM_SP_REGNUM);
e17a4113 311 ULONGEST uc_flags = read_memory_unsigned_integer (sp, 4, byte_order);
edfb1a26
DJ
312
313 if (uc_flags == ARM_NEW_SIGFRAME_MAGIC)
a262aec2 314 arm_linux_sigtramp_cache (this_frame, this_cache, func,
edfb1a26
DJ
315 ARM_UCONTEXT_SIGCONTEXT
316 + ARM_SIGCONTEXT_R0);
317 else
a262aec2 318 arm_linux_sigtramp_cache (this_frame, this_cache, func,
edfb1a26 319 ARM_SIGCONTEXT_R0);
8e9d1a24 320}
2a451106 321
8e9d1a24
DJ
322static void
323arm_linux_rt_sigreturn_init (const struct tramp_frame *self,
a262aec2 324 struct frame_info *this_frame,
8e9d1a24
DJ
325 struct trad_frame_cache *this_cache,
326 CORE_ADDR func)
327{
e17a4113
UW
328 struct gdbarch *gdbarch = get_frame_arch (this_frame);
329 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
a262aec2 330 CORE_ADDR sp = get_frame_register_unsigned (this_frame, ARM_SP_REGNUM);
e17a4113 331 ULONGEST pinfo = read_memory_unsigned_integer (sp, 4, byte_order);
edfb1a26
DJ
332
333 if (pinfo == sp + ARM_OLD_RT_SIGFRAME_SIGINFO)
a262aec2 334 arm_linux_sigtramp_cache (this_frame, this_cache, func,
edfb1a26
DJ
335 ARM_OLD_RT_SIGFRAME_UCONTEXT
336 + ARM_UCONTEXT_SIGCONTEXT
337 + ARM_SIGCONTEXT_R0);
338 else
a262aec2 339 arm_linux_sigtramp_cache (this_frame, this_cache, func,
edfb1a26
DJ
340 ARM_NEW_RT_SIGFRAME_UCONTEXT
341 + ARM_UCONTEXT_SIGCONTEXT
342 + ARM_SIGCONTEXT_R0);
2a451106
KB
343}
344
f1973203
MR
345static void
346arm_linux_restart_syscall_init (const struct tramp_frame *self,
347 struct frame_info *this_frame,
348 struct trad_frame_cache *this_cache,
349 CORE_ADDR func)
350{
478fd957 351 struct gdbarch *gdbarch = get_frame_arch (this_frame);
f1973203 352 CORE_ADDR sp = get_frame_register_unsigned (this_frame, ARM_SP_REGNUM);
478fd957
UW
353 CORE_ADDR pc = get_frame_memory_unsigned (this_frame, sp, 4);
354 CORE_ADDR cpsr = get_frame_register_unsigned (this_frame, ARM_PS_REGNUM);
355 ULONGEST t_bit = arm_psr_thumb_bit (gdbarch);
356 int sp_offset;
357
358 /* There are two variants of this trampoline; with older kernels, the
359 stub is placed on the stack, while newer kernels use the stub from
360 the vector page. They are identical except that the older version
361 increments SP by 12 (to skip stored PC and the stub itself), while
362 the newer version increments SP only by 4 (just the stored PC). */
363 if (self->insn[1].bytes == ARM_LDR_PC_SP_4)
364 sp_offset = 4;
365 else
366 sp_offset = 12;
367
368 /* Update Thumb bit in CPSR. */
369 if (pc & 1)
370 cpsr |= t_bit;
371 else
372 cpsr &= ~t_bit;
f1973203 373
478fd957
UW
374 /* Remove Thumb bit from PC. */
375 pc = gdbarch_addr_bits_remove (gdbarch, pc);
376
377 /* Save previous register values. */
378 trad_frame_set_reg_value (this_cache, ARM_SP_REGNUM, sp + sp_offset);
379 trad_frame_set_reg_value (this_cache, ARM_PC_REGNUM, pc);
380 trad_frame_set_reg_value (this_cache, ARM_PS_REGNUM, cpsr);
f1973203
MR
381
382 /* Save a frame ID. */
383 trad_frame_set_id (this_cache, frame_id_build (sp, func));
384}
385
8e9d1a24
DJ
386static struct tramp_frame arm_linux_sigreturn_tramp_frame = {
387 SIGTRAMP_FRAME,
388 4,
389 {
390 { ARM_LINUX_SIGRETURN_INSTR, -1 },
391 { TRAMP_SENTINEL_INSN }
392 },
393 arm_linux_sigreturn_init
394};
395
396static struct tramp_frame arm_linux_rt_sigreturn_tramp_frame = {
397 SIGTRAMP_FRAME,
398 4,
399 {
400 { ARM_LINUX_RT_SIGRETURN_INSTR, -1 },
401 { TRAMP_SENTINEL_INSN }
402 },
403 arm_linux_rt_sigreturn_init
404};
405
406static struct tramp_frame arm_eabi_linux_sigreturn_tramp_frame = {
407 SIGTRAMP_FRAME,
408 4,
409 {
410 { ARM_SET_R7_SIGRETURN, -1 },
411 { ARM_EABI_SYSCALL, -1 },
412 { TRAMP_SENTINEL_INSN }
413 },
414 arm_linux_sigreturn_init
415};
416
417static struct tramp_frame arm_eabi_linux_rt_sigreturn_tramp_frame = {
418 SIGTRAMP_FRAME,
419 4,
420 {
421 { ARM_SET_R7_RT_SIGRETURN, -1 },
422 { ARM_EABI_SYSCALL, -1 },
423 { TRAMP_SENTINEL_INSN }
424 },
425 arm_linux_rt_sigreturn_init
426};
427
f347ffc9
WN
428static struct tramp_frame thumb2_eabi_linux_sigreturn_tramp_frame = {
429 SIGTRAMP_FRAME,
430 2,
431 {
432 { THUMB2_SET_R7_SIGRETURN1, -1 },
433 { THUMB2_SET_R7_SIGRETURN2, -1 },
434 { THUMB2_EABI_SYSCALL, -1 },
435 { TRAMP_SENTINEL_INSN }
436 },
437 arm_linux_sigreturn_init
438};
439
440static struct tramp_frame thumb2_eabi_linux_rt_sigreturn_tramp_frame = {
441 SIGTRAMP_FRAME,
442 2,
443 {
444 { THUMB2_SET_R7_RT_SIGRETURN1, -1 },
445 { THUMB2_SET_R7_RT_SIGRETURN2, -1 },
446 { THUMB2_EABI_SYSCALL, -1 },
447 { TRAMP_SENTINEL_INSN }
448 },
449 arm_linux_rt_sigreturn_init
450};
451
f1973203
MR
452static struct tramp_frame arm_linux_restart_syscall_tramp_frame = {
453 NORMAL_FRAME,
454 4,
455 {
456 { ARM_OABI_SYSCALL_RESTART_SYSCALL, -1 },
457 { ARM_LDR_PC_SP_12, -1 },
458 { TRAMP_SENTINEL_INSN }
459 },
460 arm_linux_restart_syscall_init
461};
462
478fd957
UW
463static struct tramp_frame arm_kernel_linux_restart_syscall_tramp_frame = {
464 NORMAL_FRAME,
465 4,
466 {
467 { ARM_OABI_SYSCALL_RESTART_SYSCALL, -1 },
468 { ARM_LDR_PC_SP_4, -1 },
469 { TRAMP_SENTINEL_INSN }
470 },
471 arm_linux_restart_syscall_init
472};
473
cb587d83
DJ
474/* Core file and register set support. */
475
476#define ARM_LINUX_SIZEOF_GREGSET (18 * INT_REGISTER_SIZE)
477
478void
479arm_linux_supply_gregset (const struct regset *regset,
480 struct regcache *regcache,
481 int regnum, const void *gregs_buf, size_t len)
482{
e17a4113
UW
483 struct gdbarch *gdbarch = get_regcache_arch (regcache);
484 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
9a3c8263 485 const gdb_byte *gregs = (const gdb_byte *) gregs_buf;
cb587d83
DJ
486 int regno;
487 CORE_ADDR reg_pc;
488 gdb_byte pc_buf[INT_REGISTER_SIZE];
489
490 for (regno = ARM_A1_REGNUM; regno < ARM_PC_REGNUM; regno++)
491 if (regnum == -1 || regnum == regno)
492 regcache_raw_supply (regcache, regno,
493 gregs + INT_REGISTER_SIZE * regno);
494
495 if (regnum == ARM_PS_REGNUM || regnum == -1)
496 {
497 if (arm_apcs_32)
498 regcache_raw_supply (regcache, ARM_PS_REGNUM,
17c12639 499 gregs + INT_REGISTER_SIZE * ARM_CPSR_GREGNUM);
cb587d83
DJ
500 else
501 regcache_raw_supply (regcache, ARM_PS_REGNUM,
502 gregs + INT_REGISTER_SIZE * ARM_PC_REGNUM);
503 }
504
505 if (regnum == ARM_PC_REGNUM || regnum == -1)
506 {
507 reg_pc = extract_unsigned_integer (gregs
508 + INT_REGISTER_SIZE * ARM_PC_REGNUM,
e17a4113
UW
509 INT_REGISTER_SIZE, byte_order);
510 reg_pc = gdbarch_addr_bits_remove (gdbarch, reg_pc);
511 store_unsigned_integer (pc_buf, INT_REGISTER_SIZE, byte_order, reg_pc);
cb587d83
DJ
512 regcache_raw_supply (regcache, ARM_PC_REGNUM, pc_buf);
513 }
514}
515
516void
517arm_linux_collect_gregset (const struct regset *regset,
518 const struct regcache *regcache,
519 int regnum, void *gregs_buf, size_t len)
520{
9a3c8263 521 gdb_byte *gregs = (gdb_byte *) gregs_buf;
cb587d83
DJ
522 int regno;
523
524 for (regno = ARM_A1_REGNUM; regno < ARM_PC_REGNUM; regno++)
525 if (regnum == -1 || regnum == regno)
526 regcache_raw_collect (regcache, regno,
527 gregs + INT_REGISTER_SIZE * regno);
528
529 if (regnum == ARM_PS_REGNUM || regnum == -1)
530 {
531 if (arm_apcs_32)
532 regcache_raw_collect (regcache, ARM_PS_REGNUM,
17c12639 533 gregs + INT_REGISTER_SIZE * ARM_CPSR_GREGNUM);
cb587d83
DJ
534 else
535 regcache_raw_collect (regcache, ARM_PS_REGNUM,
536 gregs + INT_REGISTER_SIZE * ARM_PC_REGNUM);
537 }
538
539 if (regnum == ARM_PC_REGNUM || regnum == -1)
540 regcache_raw_collect (regcache, ARM_PC_REGNUM,
541 gregs + INT_REGISTER_SIZE * ARM_PC_REGNUM);
542}
543
544/* Support for register format used by the NWFPE FPA emulator. */
545
546#define typeNone 0x00
547#define typeSingle 0x01
548#define typeDouble 0x02
549#define typeExtended 0x03
550
551void
552supply_nwfpe_register (struct regcache *regcache, int regno,
553 const gdb_byte *regs)
554{
555 const gdb_byte *reg_data;
556 gdb_byte reg_tag;
557 gdb_byte buf[FP_REGISTER_SIZE];
558
559 reg_data = regs + (regno - ARM_F0_REGNUM) * FP_REGISTER_SIZE;
560 reg_tag = regs[(regno - ARM_F0_REGNUM) + NWFPE_TAGS_OFFSET];
561 memset (buf, 0, FP_REGISTER_SIZE);
562
563 switch (reg_tag)
564 {
565 case typeSingle:
566 memcpy (buf, reg_data, 4);
567 break;
568 case typeDouble:
569 memcpy (buf, reg_data + 4, 4);
570 memcpy (buf + 4, reg_data, 4);
571 break;
572 case typeExtended:
573 /* We want sign and exponent, then least significant bits,
574 then most significant. NWFPE does sign, most, least. */
575 memcpy (buf, reg_data, 4);
576 memcpy (buf + 4, reg_data + 8, 4);
577 memcpy (buf + 8, reg_data + 4, 4);
578 break;
579 default:
580 break;
581 }
582
583 regcache_raw_supply (regcache, regno, buf);
584}
585
586void
587collect_nwfpe_register (const struct regcache *regcache, int regno,
588 gdb_byte *regs)
589{
590 gdb_byte *reg_data;
591 gdb_byte reg_tag;
592 gdb_byte buf[FP_REGISTER_SIZE];
593
594 regcache_raw_collect (regcache, regno, buf);
595
596 /* NOTE drow/2006-06-07: This code uses the tag already in the
597 register buffer. I've preserved that when moving the code
598 from the native file to the target file. But this doesn't
599 always make sense. */
600
601 reg_data = regs + (regno - ARM_F0_REGNUM) * FP_REGISTER_SIZE;
602 reg_tag = regs[(regno - ARM_F0_REGNUM) + NWFPE_TAGS_OFFSET];
603
604 switch (reg_tag)
605 {
606 case typeSingle:
607 memcpy (reg_data, buf, 4);
608 break;
609 case typeDouble:
610 memcpy (reg_data, buf + 4, 4);
611 memcpy (reg_data + 4, buf, 4);
612 break;
613 case typeExtended:
614 memcpy (reg_data, buf, 4);
615 memcpy (reg_data + 4, buf + 8, 4);
616 memcpy (reg_data + 8, buf + 4, 4);
617 break;
618 default:
619 break;
620 }
621}
622
623void
624arm_linux_supply_nwfpe (const struct regset *regset,
625 struct regcache *regcache,
626 int regnum, const void *regs_buf, size_t len)
627{
9a3c8263 628 const gdb_byte *regs = (const gdb_byte *) regs_buf;
cb587d83
DJ
629 int regno;
630
631 if (regnum == ARM_FPS_REGNUM || regnum == -1)
632 regcache_raw_supply (regcache, ARM_FPS_REGNUM,
633 regs + NWFPE_FPSR_OFFSET);
634
635 for (regno = ARM_F0_REGNUM; regno <= ARM_F7_REGNUM; regno++)
636 if (regnum == -1 || regnum == regno)
637 supply_nwfpe_register (regcache, regno, regs);
638}
639
640void
641arm_linux_collect_nwfpe (const struct regset *regset,
642 const struct regcache *regcache,
643 int regnum, void *regs_buf, size_t len)
644{
9a3c8263 645 gdb_byte *regs = (gdb_byte *) regs_buf;
cb587d83
DJ
646 int regno;
647
648 for (regno = ARM_F0_REGNUM; regno <= ARM_F7_REGNUM; regno++)
649 if (regnum == -1 || regnum == regno)
650 collect_nwfpe_register (regcache, regno, regs);
651
652 if (regnum == ARM_FPS_REGNUM || regnum == -1)
653 regcache_raw_collect (regcache, ARM_FPS_REGNUM,
654 regs + INT_REGISTER_SIZE * ARM_FPS_REGNUM);
655}
656
ef7e8358
UW
657/* Support VFP register format. */
658
659#define ARM_LINUX_SIZEOF_VFP (32 * 8 + 4)
660
661static void
662arm_linux_supply_vfp (const struct regset *regset,
663 struct regcache *regcache,
664 int regnum, const void *regs_buf, size_t len)
665{
9a3c8263 666 const gdb_byte *regs = (const gdb_byte *) regs_buf;
ef7e8358
UW
667 int regno;
668
669 if (regnum == ARM_FPSCR_REGNUM || regnum == -1)
670 regcache_raw_supply (regcache, ARM_FPSCR_REGNUM, regs + 32 * 8);
671
672 for (regno = ARM_D0_REGNUM; regno <= ARM_D31_REGNUM; regno++)
673 if (regnum == -1 || regnum == regno)
674 regcache_raw_supply (regcache, regno,
675 regs + (regno - ARM_D0_REGNUM) * 8);
676}
677
678static void
679arm_linux_collect_vfp (const struct regset *regset,
680 const struct regcache *regcache,
681 int regnum, void *regs_buf, size_t len)
682{
9a3c8263 683 gdb_byte *regs = (gdb_byte *) regs_buf;
ef7e8358
UW
684 int regno;
685
686 if (regnum == ARM_FPSCR_REGNUM || regnum == -1)
687 regcache_raw_collect (regcache, ARM_FPSCR_REGNUM, regs + 32 * 8);
688
689 for (regno = ARM_D0_REGNUM; regno <= ARM_D31_REGNUM; regno++)
690 if (regnum == -1 || regnum == regno)
691 regcache_raw_collect (regcache, regno,
692 regs + (regno - ARM_D0_REGNUM) * 8);
693}
694
b7611c43
AA
695static const struct regset arm_linux_gregset =
696 {
697 NULL, arm_linux_supply_gregset, arm_linux_collect_gregset
698 };
699
700static const struct regset arm_linux_fpregset =
701 {
702 NULL, arm_linux_supply_nwfpe, arm_linux_collect_nwfpe
703 };
704
705static const struct regset arm_linux_vfpregset =
706 {
707 NULL, arm_linux_supply_vfp, arm_linux_collect_vfp
708 };
709
5aa82d05 710/* Iterate over core file register note sections. */
ef7e8358 711
5aa82d05
AA
712static void
713arm_linux_iterate_over_regset_sections (struct gdbarch *gdbarch,
714 iterate_over_regset_sections_cb *cb,
715 void *cb_data,
716 const struct regcache *regcache)
ef7e8358 717{
5aa82d05 718 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
ef7e8358 719
8f0435f7 720 cb (".reg", ARM_LINUX_SIZEOF_GREGSET, &arm_linux_gregset, NULL, cb_data);
5aa82d05 721
330c6ca9 722 if (tdep->vfp_register_count > 0)
8f0435f7
AA
723 cb (".reg-arm-vfp", ARM_LINUX_SIZEOF_VFP, &arm_linux_vfpregset,
724 "VFP floating-point", cb_data);
5aa82d05 725 else if (tdep->have_fpa_registers)
8f0435f7
AA
726 cb (".reg2", ARM_LINUX_SIZEOF_NWFPE, &arm_linux_fpregset,
727 "FPA floating-point", cb_data);
5aa82d05 728}
ef7e8358
UW
729
730/* Determine target description from core file. */
731
732static const struct target_desc *
733arm_linux_core_read_description (struct gdbarch *gdbarch,
734 struct target_ops *target,
735 bfd *abfd)
736{
737 CORE_ADDR arm_hwcap = 0;
738
739 if (target_auxv_search (target, AT_HWCAP, &arm_hwcap) != 1)
740 return NULL;
741
742 if (arm_hwcap & HWCAP_VFP)
743 {
744 /* NEON implies VFPv3-D32 or no-VFP unit. Say that we only support
745 Neon with VFPv3-D32. */
746 if (arm_hwcap & HWCAP_NEON)
747 return tdesc_arm_with_neon;
748 else if ((arm_hwcap & (HWCAP_VFPv3 | HWCAP_VFPv3D16)) == HWCAP_VFPv3)
749 return tdesc_arm_with_vfpv3;
750 else
751 return tdesc_arm_with_vfpv2;
752 }
753
cb587d83
DJ
754 return NULL;
755}
756
ef7e8358 757
25b41d01 758/* Copy the value of next pc of sigreturn and rt_sigrturn into PC,
18819fa6
UW
759 return 1. In addition, set IS_THUMB depending on whether we
760 will return to ARM or Thumb code. Return 0 if it is not a
761 rt_sigreturn/sigreturn syscall. */
25b41d01
YQ
762static int
763arm_linux_sigreturn_return_addr (struct frame_info *frame,
764 unsigned long svc_number,
18819fa6 765 CORE_ADDR *pc, int *is_thumb)
25b41d01
YQ
766{
767 /* Is this a sigreturn or rt_sigreturn syscall? */
768 if (svc_number == 119 || svc_number == 173)
769 {
770 if (get_frame_type (frame) == SIGTRAMP_FRAME)
771 {
18819fa6
UW
772 ULONGEST t_bit = arm_psr_thumb_bit (frame_unwind_arch (frame));
773 CORE_ADDR cpsr
774 = frame_unwind_register_unsigned (frame, ARM_PS_REGNUM);
775
776 *is_thumb = (cpsr & t_bit) != 0;
25b41d01
YQ
777 *pc = frame_unwind_caller_pc (frame);
778 return 1;
779 }
780 }
781 return 0;
782}
783
d0e59a68 784/* Find the value of the next PC after a sigreturn or rt_sigreturn syscall
f7a6a40d
YQ
785 based on current processor state. In addition, set IS_THUMB depending
786 on whether we will return to ARM or Thumb code. */
787
d0e59a68
AT
788static CORE_ADDR
789arm_linux_sigreturn_next_pc (struct regcache *regcache,
f7a6a40d 790 unsigned long svc_number, int *is_thumb)
d0e59a68
AT
791{
792 ULONGEST sp;
793 unsigned long sp_data;
794 CORE_ADDR next_pc = 0;
795 struct gdbarch *gdbarch = get_regcache_arch (regcache);
796 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
797 int pc_offset = 0;
798 int is_sigreturn = 0;
f7a6a40d 799 CORE_ADDR cpsr;
d0e59a68
AT
800
801 gdb_assert (svc_number == ARM_SIGRETURN
802 || svc_number == ARM_RT_SIGRETURN);
803
804 is_sigreturn = (svc_number == ARM_SIGRETURN);
805 regcache_cooked_read_unsigned (regcache, ARM_SP_REGNUM, &sp);
806 sp_data = read_memory_unsigned_integer (sp, 4, byte_order);
807
808 pc_offset = arm_linux_sigreturn_next_pc_offset (sp, sp_data, svc_number,
809 is_sigreturn);
810
811 next_pc = read_memory_unsigned_integer (sp + pc_offset, 4, byte_order);
812
f7a6a40d
YQ
813 /* Set IS_THUMB according the CPSR saved on the stack. */
814 cpsr = read_memory_unsigned_integer (sp + pc_offset + 4, 4, byte_order);
815 *is_thumb = ((cpsr & arm_psr_thumb_bit (gdbarch)) != 0);
816
d0e59a68
AT
817 return next_pc;
818}
819
9f948660
SDJ
820/* At a ptrace syscall-stop, return the syscall number. This either
821 comes from the SWI instruction (OABI) or from r7 (EABI).
822
823 When the function fails, it should return -1. */
824
825static LONGEST
826arm_linux_get_syscall_number (struct gdbarch *gdbarch,
827 ptid_t ptid)
828{
829 struct regcache *regs = get_thread_regcache (ptid);
830 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
831
832 ULONGEST pc;
833 ULONGEST cpsr;
834 ULONGEST t_bit = arm_psr_thumb_bit (gdbarch);
835 int is_thumb;
836 ULONGEST svc_number = -1;
837
838 regcache_cooked_read_unsigned (regs, ARM_PC_REGNUM, &pc);
839 regcache_cooked_read_unsigned (regs, ARM_PS_REGNUM, &cpsr);
840 is_thumb = (cpsr & t_bit) != 0;
841
842 if (is_thumb)
843 {
844 regcache_cooked_read_unsigned (regs, 7, &svc_number);
845 }
846 else
847 {
848 enum bfd_endian byte_order_for_code =
849 gdbarch_byte_order_for_code (gdbarch);
850
851 /* PC gets incremented before the syscall-stop, so read the
852 previous instruction. */
853 unsigned long this_instr =
854 read_memory_unsigned_integer (pc - 4, 4, byte_order_for_code);
855
856 unsigned long svc_operand = (0x00ffffff & this_instr);
857
858 if (svc_operand)
859 {
860 /* OABI */
861 svc_number = svc_operand - 0x900000;
862 }
863 else
864 {
865 /* EABI */
866 regcache_cooked_read_unsigned (regs, 7, &svc_number);
867 }
868 }
869
870 return svc_number;
871}
872
25b41d01 873static CORE_ADDR
553cb527 874arm_linux_get_next_pcs_syscall_next_pc (struct arm_get_next_pcs *self)
25b41d01 875{
d0e59a68 876 CORE_ADDR next_pc = 0;
553cb527 877 CORE_ADDR pc = regcache_read_pc (self->regcache);
e7cf25a8 878 int is_thumb = arm_is_thumb (self->regcache);
25b41d01 879 ULONGEST svc_number = 0;
e7cf25a8 880 struct gdbarch *gdbarch = get_regcache_arch (self->regcache);
25b41d01
YQ
881
882 if (is_thumb)
883 {
e7cf25a8 884 svc_number = regcache_raw_get_unsigned (self->regcache, 7);
d0e59a68 885 next_pc = pc + 2;
25b41d01
YQ
886 }
887 else
888 {
e7cf25a8 889 struct gdbarch *gdbarch = get_regcache_arch (self->regcache);
25b41d01
YQ
890 enum bfd_endian byte_order_for_code =
891 gdbarch_byte_order_for_code (gdbarch);
892 unsigned long this_instr =
893 read_memory_unsigned_integer (pc, 4, byte_order_for_code);
894
895 unsigned long svc_operand = (0x00ffffff & this_instr);
896 if (svc_operand) /* OABI. */
897 {
898 svc_number = svc_operand - 0x900000;
899 }
900 else /* EABI. */
901 {
e7cf25a8 902 svc_number = regcache_raw_get_unsigned (self->regcache, 7);
25b41d01 903 }
18819fa6 904
d0e59a68 905 next_pc = pc + 4;
25b41d01
YQ
906 }
907
d0e59a68 908 if (svc_number == ARM_SIGRETURN || svc_number == ARM_RT_SIGRETURN)
f7a6a40d
YQ
909 {
910 /* SIGRETURN or RT_SIGRETURN may affect the arm thumb mode, so
911 update IS_THUMB. */
912 next_pc = arm_linux_sigreturn_next_pc (self->regcache, svc_number,
913 &is_thumb);
914 }
25b41d01 915
18819fa6 916 /* Addresses for calling Thumb functions have the bit 0 set. */
25b41d01 917 if (is_thumb)
d0e59a68 918 next_pc = MAKE_THUMB_ADDR (next_pc);
25b41d01 919
d0e59a68 920 return next_pc;
25b41d01
YQ
921}
922
923
daddc3c1
DJ
924/* Insert a single step breakpoint at the next executed instruction. */
925
63807e1d 926static int
daddc3c1
DJ
927arm_linux_software_single_step (struct frame_info *frame)
928{
d0e59a68
AT
929 struct regcache *regcache = get_current_regcache ();
930 struct gdbarch *gdbarch = get_regcache_arch (regcache);
931 struct address_space *aspace = get_regcache_aspace (regcache);
d9311bfa
AT
932 struct arm_get_next_pcs next_pcs_ctx;
933 CORE_ADDR pc;
934 int i;
935 VEC (CORE_ADDR) *next_pcs = NULL;
b442c911 936 struct cleanup *old_chain;
35f73cfc 937
750ce8d1
YQ
938 /* If the target does have hardware single step, GDB doesn't have
939 to bother software single step. */
940 if (target_can_do_single_step () == 1)
941 return 0;
942
b442c911
YQ
943 old_chain = make_cleanup (VEC_cleanup (CORE_ADDR), &next_pcs);
944
d9311bfa
AT
945 arm_get_next_pcs_ctor (&next_pcs_ctx,
946 &arm_linux_get_next_pcs_ops,
947 gdbarch_byte_order (gdbarch),
948 gdbarch_byte_order_for_code (gdbarch),
1b451dda 949 1,
d9311bfa
AT
950 regcache);
951
4d18591b 952 next_pcs = arm_get_next_pcs (&next_pcs_ctx);
daddc3c1 953
d9311bfa 954 for (i = 0; VEC_iterate (CORE_ADDR, next_pcs, i, pc); i++)
ed443b61 955 arm_insert_single_step_breakpoint (gdbarch, aspace, pc);
daddc3c1 956
d9311bfa 957 do_cleanups (old_chain);
daddc3c1
DJ
958
959 return 1;
960}
961
cca44b1b
JB
962/* Support for displaced stepping of Linux SVC instructions. */
963
964static void
6e39997a 965arm_linux_cleanup_svc (struct gdbarch *gdbarch,
cca44b1b
JB
966 struct regcache *regs,
967 struct displaced_step_closure *dsc)
968{
cca44b1b
JB
969 ULONGEST apparent_pc;
970 int within_scratch;
971
972 regcache_cooked_read_unsigned (regs, ARM_PC_REGNUM, &apparent_pc);
973
974 within_scratch = (apparent_pc >= dsc->scratch_base
975 && apparent_pc < (dsc->scratch_base
976 + DISPLACED_MODIFIED_INSNS * 4 + 4));
977
978 if (debug_displaced)
979 {
980 fprintf_unfiltered (gdb_stdlog, "displaced: PC is apparently %.8lx after "
981 "SVC step ", (unsigned long) apparent_pc);
982 if (within_scratch)
983 fprintf_unfiltered (gdb_stdlog, "(within scratch space)\n");
984 else
985 fprintf_unfiltered (gdb_stdlog, "(outside scratch space)\n");
986 }
987
988 if (within_scratch)
41f071ef
YQ
989 displaced_write_reg (regs, dsc, ARM_PC_REGNUM,
990 dsc->insn_addr + dsc->insn_size, BRANCH_WRITE_PC);
cca44b1b
JB
991}
992
993static int
bd18283a
YQ
994arm_linux_copy_svc (struct gdbarch *gdbarch, struct regcache *regs,
995 struct displaced_step_closure *dsc)
cca44b1b 996{
25b41d01
YQ
997 CORE_ADDR return_to = 0;
998
cca44b1b 999 struct frame_info *frame;
36073a92 1000 unsigned int svc_number = displaced_read_reg (regs, dsc, 7);
25b41d01 1001 int is_sigreturn = 0;
18819fa6 1002 int is_thumb;
cca44b1b 1003
cca44b1b
JB
1004 frame = get_current_frame ();
1005
25b41d01 1006 is_sigreturn = arm_linux_sigreturn_return_addr(frame, svc_number,
18819fa6 1007 &return_to, &is_thumb);
25b41d01 1008 if (is_sigreturn)
cca44b1b 1009 {
2bb2dcab
YQ
1010 struct symtab_and_line sal;
1011
1012 if (debug_displaced)
1013 fprintf_unfiltered (gdb_stdlog, "displaced: found "
1014 "sigreturn/rt_sigreturn SVC call. PC in "
1015 "frame = %lx\n",
1016 (unsigned long) get_frame_pc (frame));
1017
1018 if (debug_displaced)
1019 fprintf_unfiltered (gdb_stdlog, "displaced: unwind pc = %lx. "
1020 "Setting momentary breakpoint.\n",
1021 (unsigned long) return_to);
1022
1023 gdb_assert (inferior_thread ()->control.step_resume_breakpoint
1024 == NULL);
1025
1026 sal = find_pc_line (return_to, 0);
1027 sal.pc = return_to;
1028 sal.section = find_pc_overlay (return_to);
1029 sal.explicit_pc = 1;
1030
1031 frame = get_prev_frame (frame);
1032
1033 if (frame)
1034 {
1035 inferior_thread ()->control.step_resume_breakpoint
1036 = set_momentary_breakpoint (gdbarch, sal, get_frame_id (frame),
1037 bp_step_resume);
1038
1039 /* set_momentary_breakpoint invalidates FRAME. */
1040 frame = NULL;
1041
1042 /* We need to make sure we actually insert the momentary
1043 breakpoint set above. */
1044 insert_breakpoints ();
cca44b1b
JB
1045 }
1046 else if (debug_displaced)
2bb2dcab
YQ
1047 fprintf_unfiltered (gdb_stderr, "displaced: couldn't find previous "
1048 "frame to set momentary breakpoint for "
1049 "sigreturn/rt_sigreturn\n");
1050 }
1051 else if (debug_displaced)
6bbbba9b 1052 fprintf_unfiltered (gdb_stdlog, "displaced: found SVC call\n");
cca44b1b
JB
1053
1054 /* Preparation: If we detect sigreturn, set momentary breakpoint at resume
1055 location, else nothing.
1056 Insn: unmodified svc.
41f071ef 1057 Cleanup: if pc lands in scratch space, pc <- insn_addr + insn_size
cca44b1b
JB
1058 else leave pc alone. */
1059
cca44b1b
JB
1060
1061 dsc->cleanup = &arm_linux_cleanup_svc;
1062 /* Pretend we wrote to the PC, so cleanup doesn't set PC to the next
1063 instruction. */
1064 dsc->wrote_to_pc = 1;
1065
1066 return 0;
1067}
1068
1069
1070/* The following two functions implement single-stepping over calls to Linux
1071 kernel helper routines, which perform e.g. atomic operations on architecture
1072 variants which don't support them natively.
1073
1074 When this function is called, the PC will be pointing at the kernel helper
1075 (at an address inaccessible to GDB), and r14 will point to the return
1076 address. Displaced stepping always executes code in the copy area:
1077 so, make the copy-area instruction branch back to the kernel helper (the
1078 "from" address), and make r14 point to the breakpoint in the copy area. In
1079 that way, we regain control once the kernel helper returns, and can clean
1080 up appropriately (as if we had just returned from the kernel helper as it
1081 would have been called from the non-displaced location). */
1082
1083static void
6e39997a 1084cleanup_kernel_helper_return (struct gdbarch *gdbarch,
cca44b1b
JB
1085 struct regcache *regs,
1086 struct displaced_step_closure *dsc)
1087{
1088 displaced_write_reg (regs, dsc, ARM_LR_REGNUM, dsc->tmp[0], CANNOT_WRITE_PC);
1089 displaced_write_reg (regs, dsc, ARM_PC_REGNUM, dsc->tmp[0], BRANCH_WRITE_PC);
1090}
1091
1092static void
1093arm_catch_kernel_helper_return (struct gdbarch *gdbarch, CORE_ADDR from,
1094 CORE_ADDR to, struct regcache *regs,
1095 struct displaced_step_closure *dsc)
1096{
1097 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
1098
1099 dsc->numinsns = 1;
1100 dsc->insn_addr = from;
1101 dsc->cleanup = &cleanup_kernel_helper_return;
1102 /* Say we wrote to the PC, else cleanup will set PC to the next
1103 instruction in the helper, which isn't helpful. */
1104 dsc->wrote_to_pc = 1;
1105
1106 /* Preparation: tmp[0] <- r14
1107 r14 <- <scratch space>+4
1108 *(<scratch space>+8) <- from
1109 Insn: ldr pc, [r14, #4]
1110 Cleanup: r14 <- tmp[0], pc <- tmp[0]. */
1111
36073a92 1112 dsc->tmp[0] = displaced_read_reg (regs, dsc, ARM_LR_REGNUM);
cca44b1b
JB
1113 displaced_write_reg (regs, dsc, ARM_LR_REGNUM, (ULONGEST) to + 4,
1114 CANNOT_WRITE_PC);
1115 write_memory_unsigned_integer (to + 8, 4, byte_order, from);
1116
1117 dsc->modinsn[0] = 0xe59ef004; /* ldr pc, [lr, #4]. */
1118}
1119
1120/* Linux-specific displaced step instruction copying function. Detects when
1121 the program has stepped into a Linux kernel helper routine (which must be
2ba163c8 1122 handled as a special case). */
cca44b1b
JB
1123
1124static struct displaced_step_closure *
1125arm_linux_displaced_step_copy_insn (struct gdbarch *gdbarch,
1126 CORE_ADDR from, CORE_ADDR to,
1127 struct regcache *regs)
1128{
8d749320 1129 struct displaced_step_closure *dsc = XNEW (struct displaced_step_closure);
cca44b1b
JB
1130
1131 /* Detect when we enter an (inaccessible by GDB) Linux kernel helper, and
1132 stop at the return location. */
1133 if (from > 0xffff0000)
1134 {
1135 if (debug_displaced)
1136 fprintf_unfiltered (gdb_stdlog, "displaced: detected kernel helper "
1137 "at %.8lx\n", (unsigned long) from);
1138
1139 arm_catch_kernel_helper_return (gdbarch, from, to, regs, dsc);
1140 }
1141 else
1142 {
cca44b1b
JB
1143 /* Override the default handling of SVC instructions. */
1144 dsc->u.svc.copy_svc_os = arm_linux_copy_svc;
1145
b434a28f 1146 arm_process_displaced_insn (gdbarch, from, to, regs, dsc);
cca44b1b
JB
1147 }
1148
1149 arm_displaced_init_closure (gdbarch, from, to, dsc);
1150
1151 return dsc;
1152}
1153
c248fc1d
SDJ
1154/* Implementation of `gdbarch_stap_is_single_operand', as defined in
1155 gdbarch.h. */
1156
55aa24fb
SDJ
1157static int
1158arm_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)
1159{
8d85bacb 1160 return (*s == '#' || *s == '$' || isdigit (*s) /* Literal number. */
55aa24fb
SDJ
1161 || *s == '[' /* Register indirection or
1162 displacement. */
1163 || isalpha (*s)); /* Register value. */
1164}
1165
1166/* This routine is used to parse a special token in ARM's assembly.
1167
1168 The special tokens parsed by it are:
1169
1170 - Register displacement (e.g, [fp, #-8])
1171
1172 It returns one if the special token has been parsed successfully,
1173 or zero if the current token is not considered special. */
1174
1175static int
1176arm_stap_parse_special_token (struct gdbarch *gdbarch,
1177 struct stap_parse_info *p)
1178{
1179 if (*p->arg == '[')
1180 {
1181 /* Temporary holder for lookahead. */
1182 const char *tmp = p->arg;
a0bcdaa7 1183 char *endp;
55aa24fb
SDJ
1184 /* Used to save the register name. */
1185 const char *start;
1186 char *regname;
1187 int len, offset;
1188 int got_minus = 0;
1189 long displacement;
1190 struct stoken str;
1191
1192 ++tmp;
1193 start = tmp;
1194
1195 /* Register name. */
1196 while (isalnum (*tmp))
1197 ++tmp;
1198
1199 if (*tmp != ',')
1200 return 0;
1201
1202 len = tmp - start;
224c3ddb 1203 regname = (char *) alloca (len + 2);
55aa24fb
SDJ
1204
1205 offset = 0;
1206 if (isdigit (*start))
1207 {
1208 /* If we are dealing with a register whose name begins with a
1209 digit, it means we should prefix the name with the letter
1210 `r', because GDB expects this name pattern. Otherwise (e.g.,
1211 we are dealing with the register `fp'), we don't need to
1212 add such a prefix. */
1213 regname[0] = 'r';
1214 offset = 1;
1215 }
1216
1217 strncpy (regname + offset, start, len);
1218 len += offset;
1219 regname[len] = '\0';
1220
1221 if (user_reg_map_name_to_regnum (gdbarch, regname, len) == -1)
1222 error (_("Invalid register name `%s' on expression `%s'."),
1223 regname, p->saved_arg);
1224
1225 ++tmp;
1226 tmp = skip_spaces_const (tmp);
8d85bacb
SDJ
1227 if (*tmp == '#' || *tmp == '$')
1228 ++tmp;
55aa24fb
SDJ
1229
1230 if (*tmp == '-')
1231 {
1232 ++tmp;
1233 got_minus = 1;
1234 }
1235
a0bcdaa7
PA
1236 displacement = strtol (tmp, &endp, 10);
1237 tmp = endp;
55aa24fb
SDJ
1238
1239 /* Skipping last `]'. */
1240 if (*tmp++ != ']')
1241 return 0;
1242
1243 /* The displacement. */
410a0ff2
SDJ
1244 write_exp_elt_opcode (&p->pstate, OP_LONG);
1245 write_exp_elt_type (&p->pstate, builtin_type (gdbarch)->builtin_long);
1246 write_exp_elt_longcst (&p->pstate, displacement);
1247 write_exp_elt_opcode (&p->pstate, OP_LONG);
55aa24fb 1248 if (got_minus)
410a0ff2 1249 write_exp_elt_opcode (&p->pstate, UNOP_NEG);
55aa24fb
SDJ
1250
1251 /* The register name. */
410a0ff2 1252 write_exp_elt_opcode (&p->pstate, OP_REGISTER);
55aa24fb
SDJ
1253 str.ptr = regname;
1254 str.length = len;
410a0ff2
SDJ
1255 write_exp_string (&p->pstate, str);
1256 write_exp_elt_opcode (&p->pstate, OP_REGISTER);
55aa24fb 1257
410a0ff2 1258 write_exp_elt_opcode (&p->pstate, BINOP_ADD);
55aa24fb
SDJ
1259
1260 /* Casting to the expected type. */
410a0ff2
SDJ
1261 write_exp_elt_opcode (&p->pstate, UNOP_CAST);
1262 write_exp_elt_type (&p->pstate, lookup_pointer_type (p->arg_type));
1263 write_exp_elt_opcode (&p->pstate, UNOP_CAST);
55aa24fb 1264
410a0ff2 1265 write_exp_elt_opcode (&p->pstate, UNOP_IND);
55aa24fb
SDJ
1266
1267 p->arg = tmp;
1268 }
1269 else
1270 return 0;
1271
1272 return 1;
1273}
1274
97dfe206
OJ
1275/* ARM process record-replay constructs: syscall, signal etc. */
1276
1277struct linux_record_tdep arm_linux_record_tdep;
1278
1279/* arm_canonicalize_syscall maps from the native arm Linux set
1280 of syscall ids into a canonical set of syscall ids used by
1281 process record. */
1282
1283static enum gdb_syscall
1284arm_canonicalize_syscall (int syscall)
1285{
1286 enum { sys_process_vm_writev = 377 };
1287
1288 if (syscall <= gdb_sys_sched_getaffinity)
f9fa37b3 1289 return (enum gdb_syscall) syscall;
97dfe206 1290 else if (syscall >= 243 && syscall <= 247)
f9fa37b3 1291 return (enum gdb_syscall) (syscall + 2);
97dfe206 1292 else if (syscall >= 248 && syscall <= 253)
f9fa37b3 1293 return (enum gdb_syscall) (syscall + 4);
97dfe206 1294
f486487f 1295 return gdb_sys_no_syscall;
97dfe206
OJ
1296}
1297
1298/* Record all registers but PC register for process-record. */
1299
1300static int
1301arm_all_but_pc_registers_record (struct regcache *regcache)
1302{
1303 int i;
1304
1305 for (i = 0; i < ARM_PC_REGNUM; i++)
1306 {
1307 if (record_full_arch_list_add_reg (regcache, ARM_A1_REGNUM + i))
1308 return -1;
1309 }
1310
1311 if (record_full_arch_list_add_reg (regcache, ARM_PS_REGNUM))
1312 return -1;
1313
1314 return 0;
1315}
1316
1317/* Handler for arm system call instruction recording. */
1318
1319static int
1320arm_linux_syscall_record (struct regcache *regcache, unsigned long svc_number)
1321{
1322 int ret = 0;
1323 enum gdb_syscall syscall_gdb;
1324
1325 syscall_gdb = arm_canonicalize_syscall (svc_number);
1326
f486487f 1327 if (syscall_gdb == gdb_sys_no_syscall)
97dfe206
OJ
1328 {
1329 printf_unfiltered (_("Process record and replay target doesn't "
1330 "support syscall number %s\n"),
1331 plongest (svc_number));
1332 return -1;
1333 }
1334
1335 if (syscall_gdb == gdb_sys_sigreturn
1336 || syscall_gdb == gdb_sys_rt_sigreturn)
1337 {
1338 if (arm_all_but_pc_registers_record (regcache))
1339 return -1;
1340 return 0;
1341 }
1342
1343 ret = record_linux_system_call (syscall_gdb, regcache,
1344 &arm_linux_record_tdep);
1345 if (ret != 0)
1346 return ret;
1347
1348 /* Record the return value of the system call. */
1349 if (record_full_arch_list_add_reg (regcache, ARM_A1_REGNUM))
1350 return -1;
1351 /* Record LR. */
1352 if (record_full_arch_list_add_reg (regcache, ARM_LR_REGNUM))
1353 return -1;
1354 /* Record CPSR. */
1355 if (record_full_arch_list_add_reg (regcache, ARM_PS_REGNUM))
1356 return -1;
1357
1358 return 0;
1359}
1360
3343ef86
YQ
1361/* Implement the skip_trampoline_code gdbarch method. */
1362
1363static CORE_ADDR
1364arm_linux_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)
1365{
1366 CORE_ADDR target_pc = arm_skip_stub (frame, pc);
1367
1368 if (target_pc != 0)
1369 return target_pc;
1370
1371 return find_solib_trampoline_target (frame, pc);
1372}
1373
97e03143
RE
1374static void
1375arm_linux_init_abi (struct gdbarch_info info,
1376 struct gdbarch *gdbarch)
1377{
8d85bacb 1378 static const char *const stap_integer_prefixes[] = { "#", "$", "", NULL };
05c0465e
SDJ
1379 static const char *const stap_register_prefixes[] = { "r", NULL };
1380 static const char *const stap_register_indirection_prefixes[] = { "[",
1381 NULL };
1382 static const char *const stap_register_indirection_suffixes[] = { "]",
1383 NULL };
97e03143
RE
1384 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1385
a5ee0f0c
PA
1386 linux_init_abi (info, gdbarch);
1387
97e03143 1388 tdep->lowest_pc = 0x8000;
dcd4a3a4 1389 if (info.byte_order_for_code == BFD_ENDIAN_BIG)
498b1f87 1390 {
c75a2cc8
DJ
1391 if (tdep->arm_abi == ARM_ABI_AAPCS)
1392 tdep->arm_breakpoint = eabi_linux_arm_be_breakpoint;
1393 else
1394 tdep->arm_breakpoint = arm_linux_arm_be_breakpoint;
498b1f87 1395 tdep->thumb_breakpoint = arm_linux_thumb_be_breakpoint;
177321bd 1396 tdep->thumb2_breakpoint = arm_linux_thumb2_be_breakpoint;
498b1f87 1397 }
2ef47cd0 1398 else
498b1f87 1399 {
c75a2cc8
DJ
1400 if (tdep->arm_abi == ARM_ABI_AAPCS)
1401 tdep->arm_breakpoint = eabi_linux_arm_le_breakpoint;
1402 else
1403 tdep->arm_breakpoint = arm_linux_arm_le_breakpoint;
498b1f87 1404 tdep->thumb_breakpoint = arm_linux_thumb_le_breakpoint;
177321bd 1405 tdep->thumb2_breakpoint = arm_linux_thumb2_le_breakpoint;
498b1f87 1406 }
66e810cd 1407 tdep->arm_breakpoint_size = sizeof (arm_linux_arm_le_breakpoint);
498b1f87 1408 tdep->thumb_breakpoint_size = sizeof (arm_linux_thumb_le_breakpoint);
177321bd 1409 tdep->thumb2_breakpoint_size = sizeof (arm_linux_thumb2_le_breakpoint);
9df628e0 1410
28e97307
DJ
1411 if (tdep->fp_model == ARM_FLOAT_AUTO)
1412 tdep->fp_model = ARM_FLOAT_FPA;
fd50bc42 1413
f8624c62
MGD
1414 switch (tdep->fp_model)
1415 {
1416 case ARM_FLOAT_FPA:
1417 tdep->jb_pc = ARM_LINUX_JB_PC_FPA;
1418 break;
1419 case ARM_FLOAT_SOFT_FPA:
1420 case ARM_FLOAT_SOFT_VFP:
1421 case ARM_FLOAT_VFP:
1422 tdep->jb_pc = ARM_LINUX_JB_PC_EABI;
1423 break;
1424 default:
1425 internal_error
1426 (__FILE__, __LINE__,
1427 _("arm_linux_init_abi: Floating point model not supported"));
1428 break;
1429 }
a6cdd8c5 1430 tdep->jb_elt_size = ARM_LINUX_JB_ELEMENT_SIZE;
19d3fc80 1431
7aa1783e 1432 set_solib_svr4_fetch_link_map_offsets
76a9d10f 1433 (gdbarch, svr4_ilp32_fetch_link_map_offsets);
7aa1783e 1434
190dce09 1435 /* Single stepping. */
daddc3c1 1436 set_gdbarch_software_single_step (gdbarch, arm_linux_software_single_step);
190dce09 1437
0e18d038 1438 /* Shared library handling. */
3343ef86 1439 set_gdbarch_skip_trampoline_code (gdbarch, arm_linux_skip_trampoline_code);
bb41a796 1440 set_gdbarch_skip_solib_resolver (gdbarch, glibc_skip_solib_resolver);
b2756930
KB
1441
1442 /* Enable TLS support. */
1443 set_gdbarch_fetch_tls_load_module_address (gdbarch,
1444 svr4_fetch_objfile_link_map);
8e9d1a24
DJ
1445
1446 tramp_frame_prepend_unwinder (gdbarch,
1447 &arm_linux_sigreturn_tramp_frame);
1448 tramp_frame_prepend_unwinder (gdbarch,
1449 &arm_linux_rt_sigreturn_tramp_frame);
1450 tramp_frame_prepend_unwinder (gdbarch,
1451 &arm_eabi_linux_sigreturn_tramp_frame);
1452 tramp_frame_prepend_unwinder (gdbarch,
1453 &arm_eabi_linux_rt_sigreturn_tramp_frame);
f347ffc9
WN
1454 tramp_frame_prepend_unwinder (gdbarch,
1455 &thumb2_eabi_linux_sigreturn_tramp_frame);
1456 tramp_frame_prepend_unwinder (gdbarch,
1457 &thumb2_eabi_linux_rt_sigreturn_tramp_frame);
f1973203
MR
1458 tramp_frame_prepend_unwinder (gdbarch,
1459 &arm_linux_restart_syscall_tramp_frame);
478fd957
UW
1460 tramp_frame_prepend_unwinder (gdbarch,
1461 &arm_kernel_linux_restart_syscall_tramp_frame);
cb587d83
DJ
1462
1463 /* Core file support. */
5aa82d05
AA
1464 set_gdbarch_iterate_over_regset_sections
1465 (gdbarch, arm_linux_iterate_over_regset_sections);
ef7e8358
UW
1466 set_gdbarch_core_read_description (gdbarch, arm_linux_core_read_description);
1467
cca44b1b
JB
1468 /* Displaced stepping. */
1469 set_gdbarch_displaced_step_copy_insn (gdbarch,
1470 arm_linux_displaced_step_copy_insn);
1471 set_gdbarch_displaced_step_fixup (gdbarch, arm_displaced_step_fixup);
1472 set_gdbarch_displaced_step_free_closure (gdbarch,
1473 simple_displaced_step_free_closure);
906d60cf 1474 set_gdbarch_displaced_step_location (gdbarch, linux_displaced_step_location);
25b41d01 1475
72508ac0
PO
1476 /* Reversible debugging, process record. */
1477 set_gdbarch_process_record (gdbarch, arm_process_record);
25b41d01 1478
55aa24fb 1479 /* SystemTap functions. */
05c0465e
SDJ
1480 set_gdbarch_stap_integer_prefixes (gdbarch, stap_integer_prefixes);
1481 set_gdbarch_stap_register_prefixes (gdbarch, stap_register_prefixes);
1482 set_gdbarch_stap_register_indirection_prefixes (gdbarch,
1483 stap_register_indirection_prefixes);
1484 set_gdbarch_stap_register_indirection_suffixes (gdbarch,
1485 stap_register_indirection_suffixes);
55aa24fb
SDJ
1486 set_gdbarch_stap_gdb_register_prefix (gdbarch, "r");
1487 set_gdbarch_stap_is_single_operand (gdbarch, arm_stap_is_single_operand);
1488 set_gdbarch_stap_parse_special_token (gdbarch,
1489 arm_stap_parse_special_token);
1490
9f948660 1491 /* `catch syscall' */
458c8db8 1492 set_xml_syscall_file_name (gdbarch, "syscalls/arm-linux.xml");
9f948660
SDJ
1493 set_gdbarch_get_syscall_number (gdbarch, arm_linux_get_syscall_number);
1494
72508ac0 1495 /* Syscall record. */
97dfe206
OJ
1496 tdep->arm_syscall_record = arm_linux_syscall_record;
1497
1498 /* Initialize the arm_linux_record_tdep. */
1499 /* These values are the size of the type that will be used in a system
1500 call. They are obtained from Linux Kernel source. */
1501 arm_linux_record_tdep.size_pointer
1502 = gdbarch_ptr_bit (gdbarch) / TARGET_CHAR_BIT;
1503 arm_linux_record_tdep.size__old_kernel_stat = 32;
1504 arm_linux_record_tdep.size_tms = 16;
1505 arm_linux_record_tdep.size_loff_t = 8;
1506 arm_linux_record_tdep.size_flock = 16;
1507 arm_linux_record_tdep.size_oldold_utsname = 45;
1508 arm_linux_record_tdep.size_ustat = 20;
7571f7f2
MK
1509 arm_linux_record_tdep.size_old_sigaction = 16;
1510 arm_linux_record_tdep.size_old_sigset_t = 4;
97dfe206
OJ
1511 arm_linux_record_tdep.size_rlimit = 8;
1512 arm_linux_record_tdep.size_rusage = 72;
1513 arm_linux_record_tdep.size_timeval = 8;
1514 arm_linux_record_tdep.size_timezone = 8;
1515 arm_linux_record_tdep.size_old_gid_t = 2;
1516 arm_linux_record_tdep.size_old_uid_t = 2;
1517 arm_linux_record_tdep.size_fd_set = 128;
72aded86 1518 arm_linux_record_tdep.size_old_dirent = 268;
97dfe206
OJ
1519 arm_linux_record_tdep.size_statfs = 64;
1520 arm_linux_record_tdep.size_statfs64 = 84;
1521 arm_linux_record_tdep.size_sockaddr = 16;
1522 arm_linux_record_tdep.size_int
1523 = gdbarch_int_bit (gdbarch) / TARGET_CHAR_BIT;
1524 arm_linux_record_tdep.size_long
1525 = gdbarch_long_bit (gdbarch) / TARGET_CHAR_BIT;
1526 arm_linux_record_tdep.size_ulong
1527 = gdbarch_long_bit (gdbarch) / TARGET_CHAR_BIT;
1528 arm_linux_record_tdep.size_msghdr = 28;
1529 arm_linux_record_tdep.size_itimerval = 16;
1530 arm_linux_record_tdep.size_stat = 88;
1531 arm_linux_record_tdep.size_old_utsname = 325;
1532 arm_linux_record_tdep.size_sysinfo = 64;
1533 arm_linux_record_tdep.size_msqid_ds = 88;
1534 arm_linux_record_tdep.size_shmid_ds = 84;
1535 arm_linux_record_tdep.size_new_utsname = 390;
1536 arm_linux_record_tdep.size_timex = 128;
1537 arm_linux_record_tdep.size_mem_dqinfo = 24;
1538 arm_linux_record_tdep.size_if_dqblk = 68;
1539 arm_linux_record_tdep.size_fs_quota_stat = 68;
1540 arm_linux_record_tdep.size_timespec = 8;
1541 arm_linux_record_tdep.size_pollfd = 8;
1542 arm_linux_record_tdep.size_NFS_FHSIZE = 32;
1543 arm_linux_record_tdep.size_knfsd_fh = 132;
1544 arm_linux_record_tdep.size_TASK_COMM_LEN = 16;
7571f7f2 1545 arm_linux_record_tdep.size_sigaction = 20;
97dfe206
OJ
1546 arm_linux_record_tdep.size_sigset_t = 8;
1547 arm_linux_record_tdep.size_siginfo_t = 128;
1548 arm_linux_record_tdep.size_cap_user_data_t = 12;
1549 arm_linux_record_tdep.size_stack_t = 12;
1550 arm_linux_record_tdep.size_off_t = arm_linux_record_tdep.size_long;
1551 arm_linux_record_tdep.size_stat64 = 96;
d625f9a9
MK
1552 arm_linux_record_tdep.size_gid_t = 4;
1553 arm_linux_record_tdep.size_uid_t = 4;
97dfe206
OJ
1554 arm_linux_record_tdep.size_PAGE_SIZE = 4096;
1555 arm_linux_record_tdep.size_flock64 = 24;
1556 arm_linux_record_tdep.size_user_desc = 16;
1557 arm_linux_record_tdep.size_io_event = 32;
1558 arm_linux_record_tdep.size_iocb = 64;
1559 arm_linux_record_tdep.size_epoll_event = 12;
1560 arm_linux_record_tdep.size_itimerspec
1561 = arm_linux_record_tdep.size_timespec * 2;
1562 arm_linux_record_tdep.size_mq_attr = 32;
97dfe206
OJ
1563 arm_linux_record_tdep.size_termios = 36;
1564 arm_linux_record_tdep.size_termios2 = 44;
1565 arm_linux_record_tdep.size_pid_t = 4;
1566 arm_linux_record_tdep.size_winsize = 8;
1567 arm_linux_record_tdep.size_serial_struct = 60;
1568 arm_linux_record_tdep.size_serial_icounter_struct = 80;
1569 arm_linux_record_tdep.size_hayes_esp_config = 12;
1570 arm_linux_record_tdep.size_size_t = 4;
1571 arm_linux_record_tdep.size_iovec = 8;
b80d067f 1572 arm_linux_record_tdep.size_time_t = 4;
97dfe206
OJ
1573
1574 /* These values are the second argument of system call "sys_ioctl".
1575 They are obtained from Linux Kernel source. */
1576 arm_linux_record_tdep.ioctl_TCGETS = 0x5401;
1577 arm_linux_record_tdep.ioctl_TCSETS = 0x5402;
1578 arm_linux_record_tdep.ioctl_TCSETSW = 0x5403;
1579 arm_linux_record_tdep.ioctl_TCSETSF = 0x5404;
1580 arm_linux_record_tdep.ioctl_TCGETA = 0x5405;
1581 arm_linux_record_tdep.ioctl_TCSETA = 0x5406;
1582 arm_linux_record_tdep.ioctl_TCSETAW = 0x5407;
1583 arm_linux_record_tdep.ioctl_TCSETAF = 0x5408;
1584 arm_linux_record_tdep.ioctl_TCSBRK = 0x5409;
1585 arm_linux_record_tdep.ioctl_TCXONC = 0x540a;
1586 arm_linux_record_tdep.ioctl_TCFLSH = 0x540b;
1587 arm_linux_record_tdep.ioctl_TIOCEXCL = 0x540c;
1588 arm_linux_record_tdep.ioctl_TIOCNXCL = 0x540d;
1589 arm_linux_record_tdep.ioctl_TIOCSCTTY = 0x540e;
1590 arm_linux_record_tdep.ioctl_TIOCGPGRP = 0x540f;
1591 arm_linux_record_tdep.ioctl_TIOCSPGRP = 0x5410;
1592 arm_linux_record_tdep.ioctl_TIOCOUTQ = 0x5411;
1593 arm_linux_record_tdep.ioctl_TIOCSTI = 0x5412;
1594 arm_linux_record_tdep.ioctl_TIOCGWINSZ = 0x5413;
1595 arm_linux_record_tdep.ioctl_TIOCSWINSZ = 0x5414;
1596 arm_linux_record_tdep.ioctl_TIOCMGET = 0x5415;
1597 arm_linux_record_tdep.ioctl_TIOCMBIS = 0x5416;
1598 arm_linux_record_tdep.ioctl_TIOCMBIC = 0x5417;
1599 arm_linux_record_tdep.ioctl_TIOCMSET = 0x5418;
1600 arm_linux_record_tdep.ioctl_TIOCGSOFTCAR = 0x5419;
1601 arm_linux_record_tdep.ioctl_TIOCSSOFTCAR = 0x541a;
1602 arm_linux_record_tdep.ioctl_FIONREAD = 0x541b;
1603 arm_linux_record_tdep.ioctl_TIOCINQ = arm_linux_record_tdep.ioctl_FIONREAD;
1604 arm_linux_record_tdep.ioctl_TIOCLINUX = 0x541c;
1605 arm_linux_record_tdep.ioctl_TIOCCONS = 0x541d;
1606 arm_linux_record_tdep.ioctl_TIOCGSERIAL = 0x541e;
1607 arm_linux_record_tdep.ioctl_TIOCSSERIAL = 0x541f;
1608 arm_linux_record_tdep.ioctl_TIOCPKT = 0x5420;
1609 arm_linux_record_tdep.ioctl_FIONBIO = 0x5421;
1610 arm_linux_record_tdep.ioctl_TIOCNOTTY = 0x5422;
1611 arm_linux_record_tdep.ioctl_TIOCSETD = 0x5423;
1612 arm_linux_record_tdep.ioctl_TIOCGETD = 0x5424;
1613 arm_linux_record_tdep.ioctl_TCSBRKP = 0x5425;
1614 arm_linux_record_tdep.ioctl_TIOCTTYGSTRUCT = 0x5426;
1615 arm_linux_record_tdep.ioctl_TIOCSBRK = 0x5427;
1616 arm_linux_record_tdep.ioctl_TIOCCBRK = 0x5428;
1617 arm_linux_record_tdep.ioctl_TIOCGSID = 0x5429;
1618 arm_linux_record_tdep.ioctl_TCGETS2 = 0x802c542a;
1619 arm_linux_record_tdep.ioctl_TCSETS2 = 0x402c542b;
1620 arm_linux_record_tdep.ioctl_TCSETSW2 = 0x402c542c;
1621 arm_linux_record_tdep.ioctl_TCSETSF2 = 0x402c542d;
1622 arm_linux_record_tdep.ioctl_TIOCGPTN = 0x80045430;
1623 arm_linux_record_tdep.ioctl_TIOCSPTLCK = 0x40045431;
1624 arm_linux_record_tdep.ioctl_FIONCLEX = 0x5450;
1625 arm_linux_record_tdep.ioctl_FIOCLEX = 0x5451;
1626 arm_linux_record_tdep.ioctl_FIOASYNC = 0x5452;
1627 arm_linux_record_tdep.ioctl_TIOCSERCONFIG = 0x5453;
1628 arm_linux_record_tdep.ioctl_TIOCSERGWILD = 0x5454;
1629 arm_linux_record_tdep.ioctl_TIOCSERSWILD = 0x5455;
1630 arm_linux_record_tdep.ioctl_TIOCGLCKTRMIOS = 0x5456;
1631 arm_linux_record_tdep.ioctl_TIOCSLCKTRMIOS = 0x5457;
1632 arm_linux_record_tdep.ioctl_TIOCSERGSTRUCT = 0x5458;
1633 arm_linux_record_tdep.ioctl_TIOCSERGETLSR = 0x5459;
1634 arm_linux_record_tdep.ioctl_TIOCSERGETMULTI = 0x545a;
1635 arm_linux_record_tdep.ioctl_TIOCSERSETMULTI = 0x545b;
1636 arm_linux_record_tdep.ioctl_TIOCMIWAIT = 0x545c;
1637 arm_linux_record_tdep.ioctl_TIOCGICOUNT = 0x545d;
1638 arm_linux_record_tdep.ioctl_TIOCGHAYESESP = 0x545e;
1639 arm_linux_record_tdep.ioctl_TIOCSHAYESESP = 0x545f;
1640 arm_linux_record_tdep.ioctl_FIOQSIZE = 0x5460;
1641
1642 /* These values are the second argument of system call "sys_fcntl"
1643 and "sys_fcntl64". They are obtained from Linux Kernel source. */
1644 arm_linux_record_tdep.fcntl_F_GETLK = 5;
1645 arm_linux_record_tdep.fcntl_F_GETLK64 = 12;
1646 arm_linux_record_tdep.fcntl_F_SETLK64 = 13;
1647 arm_linux_record_tdep.fcntl_F_SETLKW64 = 14;
1648
1649 arm_linux_record_tdep.arg1 = ARM_A1_REGNUM + 1;
1650 arm_linux_record_tdep.arg2 = ARM_A1_REGNUM + 2;
1651 arm_linux_record_tdep.arg3 = ARM_A1_REGNUM + 3;
1652 arm_linux_record_tdep.arg4 = ARM_A1_REGNUM + 3;
97e03143
RE
1653}
1654
63807e1d
PA
1655/* Provide a prototype to silence -Wmissing-prototypes. */
1656extern initialize_file_ftype _initialize_arm_linux_tdep;
1657
faf5f7ad
SB
1658void
1659_initialize_arm_linux_tdep (void)
1660{
05816f70
MK
1661 gdbarch_register_osabi (bfd_arch_arm, 0, GDB_OSABI_LINUX,
1662 arm_linux_init_abi);
faf5f7ad 1663}
This page took 1.493984 seconds and 4 git commands to generate.