Phase 1 of the ptid_t changes.
[deliverable/binutils-gdb.git] / gdb / config / sparc / tm-sparc.h
CommitLineData
c906108c
SS
1/* Target machine sub-parameters for SPARC, for GDB, the GNU debugger.
2 This is included by other tm-*.h files to define SPARC cpu-related info.
b6ba6518
KB
3 Copyright 1986, 1987, 1989, 1991, 1992, 1993, 1994, 1995, 1996, 1997,
4 1998, 1999, 2000
c906108c
SS
5 Free Software Foundation, Inc.
6 Contributed by Michael Tiemann (tiemann@mcc.com)
7
c5aa993b 8 This file is part of GDB.
c906108c 9
c5aa993b
JM
10 This program is free software; you can redistribute it and/or modify
11 it under the terms of the GNU General Public License as published by
12 the Free Software Foundation; either version 2 of the License, or
13 (at your option) any later version.
c906108c 14
c5aa993b
JM
15 This program is distributed in the hope that it will be useful,
16 but WITHOUT ANY WARRANTY; without even the implied warranty of
17 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 GNU General Public License for more details.
c906108c 19
c5aa993b
JM
20 You should have received a copy of the GNU General Public License
21 along with this program; if not, write to the Free Software
22 Foundation, Inc., 59 Temple Place - Suite 330,
23 Boston, MA 02111-1307, USA. */
c906108c 24
f88e2c52
AC
25#include "regcache.h"
26
c906108c
SS
27struct type;
28struct value;
5af923b0 29struct frame_info;
c906108c 30
5af923b0
MS
31/*
32 * The following enums are purely for the convenience of the GDB
33 * developer, when debugging GDB.
34 */
c906108c 35
5af923b0
MS
36enum { /* Sparc general registers, for all sparc versions. */
37 G0_REGNUM, G1_REGNUM, G2_REGNUM, G3_REGNUM,
38 G4_REGNUM, G5_REGNUM, G6_REGNUM, G7_REGNUM,
39 O0_REGNUM, O1_REGNUM, O2_REGNUM, O3_REGNUM,
40 O4_REGNUM, O5_REGNUM, O6_REGNUM, O7_REGNUM,
41 L0_REGNUM, L1_REGNUM, L2_REGNUM, L3_REGNUM,
42 L4_REGNUM, L5_REGNUM, L6_REGNUM, L7_REGNUM,
43 I0_REGNUM, I1_REGNUM, I2_REGNUM, I3_REGNUM,
44 I4_REGNUM, I5_REGNUM, I6_REGNUM, I7_REGNUM,
45 FP0_REGNUM /* Floating point register 0 */
46};
47
48enum { /* Sparc general registers, alternate names. */
49 R0_REGNUM, R1_REGNUM, R2_REGNUM, R3_REGNUM,
50 R4_REGNUM, R5_REGNUM, R6_REGNUM, R7_REGNUM,
51 R8_REGNUM, R9_REGNUM, R10_REGNUM, R11_REGNUM,
52 R12_REGNUM, R13_REGNUM, R14_REGNUM, R15_REGNUM,
53 R16_REGNUM, R17_REGNUM, R18_REGNUM, R19_REGNUM,
54 R20_REGNUM, R21_REGNUM, R22_REGNUM, R23_REGNUM,
55 R24_REGNUM, R25_REGNUM, R26_REGNUM, R27_REGNUM,
56 R28_REGNUM, R29_REGNUM, R30_REGNUM, R31_REGNUM
57};
58
59enum { /* Sparc32 control registers. */
60 PS_REGNUM = 65, /* PC, NPC, and Y are omitted because */
61 WIM_REGNUM = 66, /* they have different values depending on */
62 TBR_REGNUM = 67, /* 32-bit / 64-bit mode. */
63 FPS_REGNUM = 70,
64 CPS_REGNUM = 71
65};
66
67/* v9 misc. and priv. regs */
68
69/* Note: specifying values explicitly for documentation purposes. */
70enum { /* Sparc64 control registers, excluding Y, PC, and NPC. */
71 CCR_REGNUM = 82, /* Condition Code Register (%xcc,%icc) */
72 FSR_REGNUM = 83, /* Floating Point State */
73 FPRS_REGNUM = 84, /* Floating Point Registers State */
74 ASI_REGNUM = 86, /* Alternate Space Identifier */
75 VER_REGNUM = 87, /* Version register */
76 TICK_REGNUM = 88, /* Tick register */
77 PIL_REGNUM = 89, /* Processor Interrupt Level */
78 PSTATE_REGNUM = 90, /* Processor State */
79 TSTATE_REGNUM = 91, /* Trap State */
80 TBA_REGNUM = 92, /* Trap Base Address */
81 TL_REGNUM = 93, /* Trap Level */
82 TT_REGNUM = 94, /* Trap Type */
83 TPC_REGNUM = 95, /* Trap pc */
84 TNPC_REGNUM = 96, /* Trap npc */
85 WSTATE_REGNUM = 97, /* Window State */
86 CWP_REGNUM = 98, /* Current Window Pointer */
87 CANSAVE_REGNUM = 99, /* Savable Windows */
88 CANRESTORE_REGNUM = 100, /* Restorable Windows */
89 CLEANWIN_REGNUM = 101, /* Clean Windows */
90 OTHERWIN_REGNUM = 102, /* Other Windows */
91 ASR16_REGNUM = 103, /* Ancillary State Registers */
92 ASR17_REGNUM = 104,
93 ASR18_REGNUM = 105,
94 ASR19_REGNUM = 106,
95 ASR20_REGNUM = 107,
96 ASR21_REGNUM = 108,
97 ASR22_REGNUM = 109,
98 ASR23_REGNUM = 110,
99 ASR24_REGNUM = 111,
100 ASR25_REGNUM = 112,
101 ASR26_REGNUM = 113,
102 ASR27_REGNUM = 114,
103 ASR28_REGNUM = 115,
104 ASR29_REGNUM = 116,
105 ASR30_REGNUM = 117,
106 ASR31_REGNUM = 118,
107 ICC_REGNUM = 119, /* 32 bit condition codes */
108 XCC_REGNUM = 120, /* 64 bit condition codes */
109 FCC0_REGNUM = 121, /* fp cc reg 0 */
110 FCC1_REGNUM = 122, /* fp cc reg 1 */
111 FCC2_REGNUM = 123, /* fp cc reg 2 */
112 FCC3_REGNUM = 124 /* fp cc reg 3 */
113};
c906108c 114
5af923b0
MS
115/*
116 * Make sparc target multi-archable: April 2000
117 */
c906108c 118
5af923b0
MS
119#if defined (GDB_MULTI_ARCH) && (GDB_MULTI_ARCH > 0)
120
121/* Multi-arch definition of TARGET_IS_SPARC64, TARGET_ELF64 */
122#undef GDB_TARGET_IS_SPARC64
123#define GDB_TARGET_IS_SPARC64 \
124 (sparc_intreg_size () == 8)
125#undef TARGET_ELF64
126#define TARGET_ELF64 \
127 (sparc_intreg_size () == 8)
128extern int sparc_intreg_size (void);
129#else
130
131/* Non-multi-arch: if it isn't defined, define it to zero. */
132#ifndef GDB_TARGET_IS_SPARC64
133#define GDB_TARGET_IS_SPARC64 0
134#endif
135#ifndef TARGET_ELF64
136#define TARGET_ELF64 0
137#endif
138#endif
c906108c 139
5af923b0
MS
140#if !defined (GDB_MULTI_ARCH) || (GDB_MULTI_ARCH == 0)
141/*
142 * The following defines must go away for MULTI_ARCH
143 */
c906108c 144
5af923b0
MS
145/* Initializer for an array of names of registers.
146 There should be NUM_REGS strings in this initializer. */
c906108c 147
5af923b0
MS
148#define REGISTER_NAMES \
149{ "g0", "g1", "g2", "g3", "g4", "g5", "g6", "g7", \
150 "o0", "o1", "o2", "o3", "o4", "o5", "sp", "o7", \
151 "l0", "l1", "l2", "l3", "l4", "l5", "l6", "l7", \
152 "i0", "i1", "i2", "i3", "i4", "i5", "fp", "i7", \
153 \
154 "f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7", \
155 "f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15", \
156 "f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23", \
157 "f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31", \
158 \
159 "y", "psr", "wim", "tbr", "pc", "npc", "fpsr", "cpsr" \
160}
c906108c 161
5af923b0 162#define TARGET_BYTE_ORDER BIG_ENDIAN
c906108c
SS
163
164/* Offset from address of function to start of its code.
165 Zero on most machines. */
166
167#define FUNCTION_START_OFFSET 0
168
c906108c
SS
169/* Amount PC must be decremented by after a breakpoint.
170 This is often the number of bytes in BREAKPOINT
171 but not always. */
172
173#define DECR_PC_AFTER_BREAK 0
174
175/* Say how long (ordinary) registers are. This is a piece of bogosity
176 used in push_word and a few other places; REGISTER_RAW_SIZE is the
177 real way to know how big a register is. */
178
179#define REGISTER_SIZE 4
180
181/* Number of machine registers */
182
183#define NUM_REGS 72
184
c906108c
SS
185#define SP_REGNUM 14 /* Contains address of top of stack, \
186 which is also the bottom of the frame. */
c906108c 187#define FP_REGNUM 30 /* Contains address of executing stack frame */
5af923b0 188
c906108c 189#define FP0_REGNUM 32 /* Floating point register 0 */
5af923b0 190
c906108c 191#define Y_REGNUM 64 /* Temp register for multiplication, etc. */
5af923b0 192
c906108c 193#define PC_REGNUM 68 /* Contains program counter */
5af923b0 194
c5aa993b 195#define NPC_REGNUM 69 /* Contains next PC */
5af923b0 196
c906108c
SS
197
198/* Total amount of space needed to store our copies of the machine's
199 register state, the array `registers'. On the sparc, `registers'
200 contains the ins and locals, even though they are saved on the
201 stack rather than with the other registers, and this causes hair
5af923b0
MS
202 and confusion in places like pop_frame. It might be better to
203 remove the ins and locals from `registers', make sure that
204 get_saved_register can get them from the stack (even in the
c906108c 205 innermost frame), and make this the way to access them. For the
5af923b0
MS
206 frame pointer we would do that via TARGET_READ_FP. On the other
207 hand, that is likely to be confusing or worse for flat frames. */
c906108c
SS
208
209#define REGISTER_BYTES (32*4+32*4+8*4)
210
211/* Index within `registers' of the first byte of the space for
212 register N. */
c906108c 213
5af923b0 214#define REGISTER_BYTE(N) ((N)*4)
c906108c 215
5af923b0
MS
216/* Number of bytes of storage in the actual machine representation for
217 register N. */
c906108c 218
5af923b0 219/* On the SPARC, all regs are 4 bytes (except Sparc64, where they're 8). */
c906108c
SS
220
221#define REGISTER_RAW_SIZE(N) (4)
222
223/* Number of bytes of storage in the program's representation
224 for register N. */
225
5af923b0 226/* On the SPARC, all regs are 4 bytes (except Sparc64, where they're 8). */
c906108c
SS
227
228#define REGISTER_VIRTUAL_SIZE(N) (4)
229
230/* Largest value REGISTER_RAW_SIZE can have. */
231
232#define MAX_REGISTER_RAW_SIZE 8
233
234/* Largest value REGISTER_VIRTUAL_SIZE can have. */
235
236#define MAX_REGISTER_VIRTUAL_SIZE 8
237
238/* Return the GDB type object for the "standard" data type
239 of data in register N. */
240
241#define REGISTER_VIRTUAL_TYPE(N) \
5af923b0
MS
242 ((N) < 32 ? builtin_type_int : (N) < 64 ? builtin_type_float : \
243 builtin_type_int)
c906108c 244
5af923b0
MS
245/* Sun /bin/cc gets this right as of SunOS 4.1.x. We need to define
246 BELIEVE_PCC_PROMOTION to get this right now that the code which
247 detects gcc2_compiled. is broken. This loses for SunOS 4.0.x and
248 earlier. */
c906108c 249
5af923b0 250#define BELIEVE_PCC_PROMOTION 1
c906108c 251
5af923b0
MS
252/* Advance PC across any function entry prologue instructions
253 to reach some "real" code. SKIP_PROLOGUE_FRAMELESS_P advances
254 the PC past some of the prologue, but stops as soon as it
255 knows that the function has a frame. Its result is equal
256 to its input PC if the function is frameless, unequal otherwise. */
c906108c 257
5af923b0 258#define SKIP_PROLOGUE(PC) sparc_skip_prologue (PC, 0)
c906108c 259
5af923b0
MS
260/* Immediately after a function call, return the saved pc.
261 Can't go through the frames for this because on some machines
262 the new frame is not set up until the new function executes
263 some instructions. */
c906108c 264
5af923b0
MS
265#define SAVED_PC_AFTER_CALL(FRAME) PC_ADJUST (read_register (RP_REGNUM))
266
267/* Stack grows downward. */
268
269#define INNER_THAN(LHS,RHS) ((LHS) < (RHS))
270
271/* Write into appropriate registers a function return value of type
272 TYPE, given in virtual format. */
c906108c 273
5af923b0
MS
274#define STORE_RETURN_VALUE(TYPE, VALBUF) \
275 sparc_store_return_value (TYPE, VALBUF)
a14ed312 276extern void sparc_store_return_value (struct type *, char *);
c906108c
SS
277
278/* Extract from an array REGBUF containing the (raw) register state
279 the address in which a function should return its structure value,
280 as a CORE_ADDR (or an expression that can be used as one). */
281
282#define EXTRACT_STRUCT_VALUE_ADDRESS(REGBUF) \
5af923b0 283 sparc_extract_struct_value_address (REGBUF)
c906108c 284
a14ed312 285extern CORE_ADDR sparc_extract_struct_value_address (char *);
5af923b0
MS
286
287/* If the current gcc for for this target does not produce correct
288 debugging information for float parameters, both prototyped and
289 unprototyped, then define this macro. This forces gdb to always
290 assume that floats are passed as doubles and then converted in the
291 callee. */
292
293#define COERCE_FLOAT_TO_DOUBLE(FORMAL, ACTUAL) (1)
294
295/* Stack must be aligned on 64-bit boundaries when synthesizing
296 function calls (128-bit for sparc64). */
297
298#define STACK_ALIGN(ADDR) sparc32_stack_align (ADDR)
299extern CORE_ADDR sparc32_stack_align (CORE_ADDR addr);
300
301/* Floating point is IEEE compatible. */
302#define IEEE_FLOAT (1)
303
304/* The Sparc returns long doubles on the stack. */
305
306#define RETURN_VALUE_ON_STACK(TYPE) \
307 (TYPE_CODE(TYPE) == TYPE_CODE_FLT \
308 && TYPE_LENGTH(TYPE) > 8)
309
310/* When passing a structure to a function, Sun cc passes the address
311 not the structure itself. It (under SunOS4) creates two symbols,
312 which we need to combine to a LOC_REGPARM. Gcc version two (as of
313 1.92) behaves like sun cc. REG_STRUCT_HAS_ADDR is smart enough to
314 distinguish between Sun cc, gcc version 1 and gcc version 2. */
315
316#define REG_STRUCT_HAS_ADDR(GCC_P, TYPE) \
317 sparc_reg_struct_has_addr (GCC_P, TYPE)
318extern int sparc_reg_struct_has_addr (int, struct type *);
319
320#endif /* GDB_MULTI_ARCH */
321
322#if defined (GDB_MULTI_ARCH) && (GDB_MULTI_ARCH > 0)
323/*
324 * The following defines should ONLY appear for MULTI_ARCH.
325 */
326
327/* Multi-arch the nPC and Y registers. */
328#define Y_REGNUM (sparc_y_regnum ())
329extern int sparc_npc_regnum (void);
330extern int sparc_y_regnum (void);
331
332#endif /* GDB_MULTI_ARCH */
333
334/* On the Sun 4 under SunOS, the compile will leave a fake insn which
335 encodes the structure size being returned. If we detect such
336 a fake insn, step past it. */
337
338#define PC_ADJUST(PC) sparc_pc_adjust (PC)
a14ed312 339extern CORE_ADDR sparc_pc_adjust (CORE_ADDR);
5af923b0
MS
340
341/* Advance PC across any function entry prologue instructions to reach
342 some "real" code. SKIP_PROLOGUE_FRAMELESS_P advances the PC past
343 some of the prologue, but stops as soon as it knows that the
344 function has a frame. Its result is equal to its input PC if the
345 function is frameless, unequal otherwise. */
346
347#define SKIP_PROLOGUE_FRAMELESS_P(PC) sparc_skip_prologue (PC, 1)
a14ed312 348extern CORE_ADDR sparc_skip_prologue (CORE_ADDR, int);
5af923b0
MS
349
350/* If an argument is declared "register", Sun cc will keep it in a register,
351 never saving it onto the stack. So we better not believe the "p" symbol
352 descriptor stab. */
353
354#define USE_REGISTER_NOT_ARG
355
356/* For acc, there's no need to correct LBRAC entries by guessing how
357 they should work. In fact, this is harmful because the LBRAC
358 entries now all appear at the end of the function, not intermixed
359 with the SLINE entries. n_opt_found detects acc for Solaris binaries;
360 function_stab_type detects acc for SunOS4 binaries.
361
362 For binary from SunOS4 /bin/cc, need to correct LBRAC's.
363
364 For gcc, like acc, don't correct. */
365
366#define SUN_FIXED_LBRAC_BUG \
367 (n_opt_found \
368 || function_stab_type == N_STSYM \
369 || function_stab_type == N_GSYM \
370 || processing_gcc_compilation)
371
372/* Do variables in the debug stabs occur after the N_LBRAC or before it?
373 acc: after, gcc: before, SunOS4 /bin/cc: before. */
374
375#define VARIABLES_INSIDE_BLOCK(desc, gcc_p) \
376 (!(gcc_p) \
377 && (n_opt_found \
378 || function_stab_type == N_STSYM \
379 || function_stab_type == N_GSYM))
380
381/* Sequence of bytes for breakpoint instruction (ta 1). */
382
383#define BREAKPOINT {0x91, 0xd0, 0x20, 0x01}
384
385/* Register numbers of various important registers.
386 Note that some of these values are "real" register numbers,
387 and correspond to the general registers of the machine,
388 and some are "phony" register numbers which are too large
389 to be actual register numbers as far as the user is concerned
390 but do serve to get the desired values when passed to read_register. */
391
392#define G0_REGNUM 0 /* %g0 */
393#define G1_REGNUM 1 /* %g1 */
394#define O0_REGNUM 8 /* %o0 */
395#define RP_REGNUM 15 /* Contains return address value, *before* \
396 any windows get switched. */
397#define O7_REGNUM 15 /* Last local reg not saved on stack frame */
398#define L0_REGNUM 16 /* First local reg that's saved on stack frame
399 rather than in machine registers */
400#define I0_REGNUM 24 /* %i0 */
401#define I7_REGNUM 31 /* Last local reg saved on stack frame */
402#define PS_REGNUM 65 /* Contains processor status */
403#define PS_FLAG_CARRY 0x100000 /* Carry bit in PS */
404#define WIM_REGNUM 66 /* Window Invalid Mask (not really supported) */
405#define TBR_REGNUM 67 /* Trap Base Register (not really supported) */
406#define FPS_REGNUM 70 /* Floating point status register */
407#define CPS_REGNUM 71 /* Coprocessor status register */
408
409/* Writing to %g0 is a noop (not an error or exception or anything like
410 that, however). */
411
412#define CANNOT_STORE_REGISTER(regno) ((regno) == G0_REGNUM)
413
414/*
415 * FRAME_CHAIN and FRAME_INFO definitions, collected here for convenience.
416 */
417
418#if !defined (GDB_MULTI_ARCH) || (GDB_MULTI_ARCH == 0)
419/*
420 * The following defines must go away for MULTI_ARCH.
421 */
c5aa993b 422
c906108c
SS
423/* Describe the pointer in each stack frame to the previous stack frame
424 (its caller). */
425
426/* FRAME_CHAIN takes a frame's nominal address
427 and produces the frame's chain-pointer. */
428
429/* In the case of the Sun 4, the frame-chain's nominal address
430 is held in the frame pointer register.
431
432 On the Sun4, the frame (in %fp) is %sp for the previous frame.
433 From the previous frame's %sp, we can find the previous frame's
434 %fp: it is in the save area just above the previous frame's %sp.
435
436 If we are setting up an arbitrary frame, we'll need to know where
437 it ends. Hence the following. This part of the frame cache
438 structure should be checked before it is assumed that this frame's
439 bottom is in the stack pointer.
440
441 If there isn't a frame below this one, the bottom of this frame is
442 in the stack pointer.
443
444 If there is a frame below this one, and the frame pointers are
445 identical, it's a leaf frame and the bottoms are the same also.
446
447 Otherwise the bottom of this frame is the top of the next frame.
448
449 The bottom field is misnamed, since it might imply that memory from
450 bottom to frame contains this frame. That need not be true if
451 stack frames are allocated in different segments (e.g. some on a
452 stack, some on a heap in the data segment).
453
454 GCC 2.6 and later can generate ``flat register window'' code that
455 makes frames by explicitly saving those registers that need to be
5af923b0
MS
456 saved. %i7 is used as the frame pointer, and the frame is laid out
457 so that flat and non-flat calls can be intermixed freely within a
458 program. Unfortunately for GDB, this means it must detect and
459 record the flatness of frames.
c906108c
SS
460
461 Since the prologue in a flat frame also tells us where fp and pc
462 have been stashed (the frame is of variable size, so their location
463 is not fixed), it's convenient to record them in the frame info. */
464
5af923b0
MS
465#define EXTRA_FRAME_INFO \
466 CORE_ADDR bottom; \
467 int in_prologue; \
468 int flat; \
c906108c 469 /* Following fields only relevant for flat frames. */ \
5af923b0
MS
470 CORE_ADDR pc_addr; \
471 CORE_ADDR fp_addr; \
c906108c
SS
472 /* Add this to ->frame to get the value of the stack pointer at the */ \
473 /* time of the register saves. */ \
474 int sp_offset;
475
5af923b0
MS
476/* We need to override GET_SAVED_REGISTER so that we can deal with the way
477 outs change into ins in different frames. HAVE_REGISTER_WINDOWS can't
478 deal with this case and also handle flat frames at the same time. */
c906108c 479
a14ed312
KB
480void sparc_get_saved_register (char *raw_buffer,
481 int *optimized,
482 CORE_ADDR * addrp,
483 struct frame_info *frame,
484 int regnum, enum lval_type *lvalp);
c906108c 485
5af923b0
MS
486#define GET_SAVED_REGISTER(RAW_BUFFER, OPTIMIZED, ADDRP, FRAME, REGNUM, LVAL) \
487 sparc_get_saved_register (RAW_BUFFER, OPTIMIZED, ADDRP, \
488 FRAME, REGNUM, LVAL)
c906108c 489
5af923b0 490#define FRAME_INIT_SAVED_REGS(FP) /*no-op */
c906108c 491
5af923b0
MS
492#define INIT_EXTRA_FRAME_INFO(FROMLEAF, FCI) \
493 sparc_init_extra_frame_info (FROMLEAF, FCI)
a14ed312 494extern void sparc_init_extra_frame_info (int, struct frame_info *);
c906108c 495
5af923b0 496#define FRAME_CHAIN(THISFRAME) (sparc_frame_chain (THISFRAME))
a14ed312 497extern CORE_ADDR sparc_frame_chain (struct frame_info *);
c906108c
SS
498
499/* A macro that tells us whether the function invocation represented
500 by FI does not have a frame on the stack associated with it. If it
501 does not, FRAMELESS is set to 1, else 0. */
c906108c 502
5af923b0
MS
503#define FRAMELESS_FUNCTION_INVOCATION(FI) \
504 frameless_look_for_prologue (FI)
c906108c
SS
505
506/* Where is the PC for a specific frame */
507
508#define FRAME_SAVED_PC(FRAME) sparc_frame_saved_pc (FRAME)
a14ed312 509extern CORE_ADDR sparc_frame_saved_pc (struct frame_info *);
c906108c
SS
510
511/* If the argument is on the stack, it will be here. */
5af923b0 512#define FRAME_ARGS_ADDRESS(FI) ((FI)->frame)
c906108c 513
5af923b0 514#define FRAME_LOCALS_ADDRESS(FI) ((FI)->frame)
c906108c
SS
515
516/* Set VAL to the number of args passed to frame described by FI.
517 Can set VAL to -1, meaning no way to tell. */
518
519/* We can't tell how many args there are
520 now that the C compiler delays popping them. */
5af923b0 521#define FRAME_NUM_ARGS(FI) (-1)
c906108c
SS
522
523/* Return number of bytes at start of arglist that are not really args. */
524
525#define FRAME_ARGS_SKIP 68
5af923b0
MS
526
527#endif /* GDB_MULTI_ARCH */
528
529#define PRINT_EXTRA_FRAME_INFO(FI) \
530 sparc_print_extra_frame_info (FI)
531extern void sparc_print_extra_frame_info (struct frame_info *);
532
533/* INIT_EXTRA_FRAME_INFO needs the PC to detect flat frames. */
534
535#define INIT_FRAME_PC(FROMLEAF, PREV) /* nothing */
536#define INIT_FRAME_PC_FIRST(FROMLEAF, PREV) \
537 (PREV)->pc = ((FROMLEAF) ? SAVED_PC_AFTER_CALL ((PREV)->next) : \
538 (PREV)->next ? FRAME_SAVED_PC ((PREV)->next) : read_pc ());
539
540/* Define other aspects of the stack frame. */
541
542/* The location of I0 w.r.t SP. This is actually dependent on how the
543 system's window overflow/underflow routines are written. Most
544 vendors save the L regs followed by the I regs (at the higher
545 address). Some vendors get it wrong. */
546
547#define FRAME_SAVED_L0 0
548#define FRAME_SAVED_I0 (8 * REGISTER_RAW_SIZE (L0_REGNUM))
549
550#define FRAME_STRUCT_ARGS_ADDRESS(FI) ((FI)->frame)
551
c906108c
SS
552/* Things needed for making the inferior call functions. */
553/*
554 * First of all, let me give my opinion of what the DUMMY_FRAME
555 * actually looks like.
556 *
557 * | |
558 * | |
559 * + - - - - - - - - - - - - - - - - +<-- fp (level 0)
560 * | |
561 * | |
562 * | |
563 * | |
564 * | Frame of innermost program |
565 * | function |
566 * | |
567 * | |
568 * | |
569 * | |
570 * | |
571 * |---------------------------------|<-- sp (level 0), fp (c)
572 * | |
573 * DUMMY | fp0-31 |
574 * | |
575 * | ------ |<-- fp - 0x80
576 * FRAME | g0-7 |<-- fp - 0xa0
577 * | i0-7 |<-- fp - 0xc0
578 * | other |<-- fp - 0xe0
579 * | ? |
580 * | ? |
581 * |---------------------------------|<-- sp' = fp - 0x140
582 * | |
583 * xcution start | |
584 * sp' + 0x94 -->| CALL_DUMMY (x code) |
585 * | |
586 * | |
587 * |---------------------------------|<-- sp'' = fp - 0x200
588 * | align sp to 8 byte boundary |
589 * | ==> args to fn <== |
590 * Room for | |
591 * i & l's + agg | CALL_DUMMY_STACK_ADJUST = 0x0x44|
592 * |---------------------------------|<-- final sp (variable)
593 * | |
594 * | Where function called will |
595 * | build frame. |
596 * | |
597 * | |
598 *
599 * I understand everything in this picture except what the space
600 * between fp - 0xe0 and fp - 0x140 is used for. Oh, and I don't
601 * understand why there's a large chunk of CALL_DUMMY that never gets
602 * executed (its function is superceeded by PUSH_DUMMY_FRAME; they
603 * are designed to do the same thing).
604 *
605 * PUSH_DUMMY_FRAME saves the registers above sp' and pushes the
606 * register file stack down one.
607 *
608 * call_function then writes CALL_DUMMY, pushes the args onto the
609 * stack, and adjusts the stack pointer.
610 *
611 * run_stack_dummy then starts execution (in the middle of
612 * CALL_DUMMY, as directed by call_function).
613 */
614
c906108c
SS
615#ifndef CALL_DUMMY
616/* This sequence of words is the instructions
617
5af923b0
MS
618 00: bc 10 00 01 mov %g1, %fp
619 04: 9d e3 80 00 save %sp, %g0, %sp
620 08: bc 10 00 02 mov %g2, %fp
621 0c: be 10 00 03 mov %g3, %i7
c5aa993b
JM
622 10: da 03 a0 58 ld [ %sp + 0x58 ], %o5
623 14: d8 03 a0 54 ld [ %sp + 0x54 ], %o4
624 18: d6 03 a0 50 ld [ %sp + 0x50 ], %o3
625 1c: d4 03 a0 4c ld [ %sp + 0x4c ], %o2
626 20: d2 03 a0 48 ld [ %sp + 0x48 ], %o1
627 24: 40 00 00 00 call <fun>
628 28: d0 03 a0 44 ld [ %sp + 0x44 ], %o0
629 2c: 01 00 00 00 nop
630 30: 91 d0 20 01 ta 1
631 34: 01 00 00 00 nop
c906108c
SS
632
633 NOTES:
c5aa993b
JM
634 * the first four instructions are necessary only on the simulator.
635 * this is a multiple of 8 (not only 4) bytes.
636 * the `call' insn is a relative, not an absolute call.
637 * the `nop' at the end is needed to keep the trap from
5af923b0
MS
638 clobbering things (if NPC pointed to garbage instead).
639 */
640
641#if !defined (GDB_MULTI_ARCH) || (GDB_MULTI_ARCH == 0)
642/*
643 * The following defines must go away for MULTI_ARCH.
c5aa993b 644 */
c906108c
SS
645
646#define CALL_DUMMY { 0xbc100001, 0x9de38000, 0xbc100002, 0xbe100003, \
647 0xda03a058, 0xd803a054, 0xd603a050, 0xd403a04c, \
648 0xd203a048, 0x40000000, 0xd003a044, 0x01000000, \
649 0x91d02001, 0x01000000 }
650
651
652/* Size of the call dummy in bytes. */
653
654#define CALL_DUMMY_LENGTH 0x38
655
656/* Offset within call dummy of first instruction to execute. */
657
658#define CALL_DUMMY_START_OFFSET 0
659
660/* Offset within CALL_DUMMY of the 'call' instruction. */
661
662#define CALL_DUMMY_CALL_OFFSET (CALL_DUMMY_START_OFFSET + 0x24)
663
5af923b0 664/* Offset within CALL_DUMMY of the 'ta 1' trap instruction. */
c906108c
SS
665
666#define CALL_DUMMY_BREAKPOINT_OFFSET (CALL_DUMMY_START_OFFSET + 0x30)
667
668#define CALL_DUMMY_STACK_ADJUST 68
669
5af923b0
MS
670/* Call dummy method (eg. on stack, at entry point, etc.) */
671
672#define CALL_DUMMY_LOCATION ON_STACK
673
674/* Method for detecting dummy frames. */
675
676#define PC_IN_CALL_DUMMY(PC, SP, FRAME_ADDRESS) \
677 pc_in_call_dummy_on_stack (PC, SP, FRAME_ADDRESS)
678
679#endif /* GDB_MULTI_ARCH */
680
681#endif /* CALL_DUMMY */
682
683#if !defined (GDB_MULTI_ARCH) || (GDB_MULTI_ARCH == 0)
684/*
685 * The following defines must go away for MULTI_ARCH.
686 */
687
c906108c
SS
688/* Insert the specified number of args and function address
689 into a call sequence of the above form stored at DUMMYNAME. */
690
5af923b0
MS
691#define FIX_CALL_DUMMY(DUMMYNAME, PC, FUN, NARGS, ARGS, TYPE, GCC_P) \
692 sparc_fix_call_dummy (DUMMYNAME, PC, FUN, TYPE, GCC_P)
a14ed312
KB
693void sparc_fix_call_dummy (char *dummy, CORE_ADDR pc, CORE_ADDR fun,
694 struct type *value_type, int using_gcc);
c906108c 695
5af923b0
MS
696/* Arguments smaller than an int must be promoted to ints when
697 synthesizing function calls. */
698
699/* Push an empty stack frame, to record the current PC, etc. */
700
701#define PUSH_DUMMY_FRAME sparc_push_dummy_frame ()
702#define POP_FRAME sparc_pop_frame ()
703
a14ed312
KB
704void sparc_push_dummy_frame (void);
705void sparc_pop_frame (void);
5af923b0
MS
706
707#define PUSH_ARGUMENTS(NARGS, ARGS, SP, STRUCT_RETURN, STRUCT_ADDR) \
708 sparc32_push_arguments (NARGS, ARGS, SP, STRUCT_RETURN, STRUCT_ADDR)
709
710extern CORE_ADDR
a14ed312 711sparc32_push_arguments (int, struct value **, CORE_ADDR, int, CORE_ADDR);
5af923b0
MS
712
713/* Store the address of the place in which to copy the structure the
714 subroutine will return. This is called from call_function_by_hand.
715 The ultimate mystery is, tho, what is the value "16"? */
716
717#define STORE_STRUCT_RETURN(ADDR, SP) \
718 { char val[4]; \
719 store_unsigned_integer (val, 4, (ADDR)); \
720 write_memory ((SP)+(16*4), val, 4); }
721
722/* Default definition of USE_STRUCT_CONVENTION. */
723
724#ifndef USE_STRUCT_CONVENTION
725#define USE_STRUCT_CONVENTION(GCC_P, TYPE) \
726 generic_use_struct_convention (GCC_P, TYPE)
727#endif
728
729/* Extract from an array REGBUF containing the (raw) register state a
730 function return value of type TYPE, and copy that, in virtual
731 format, into VALBUF. */
732
733#define EXTRACT_RETURN_VALUE(TYPE, REGBUF, VALBUF) \
734 sparc32_extract_return_value (TYPE, REGBUF, VALBUF)
a14ed312 735extern void sparc32_extract_return_value (struct type *, char[], char *);
5af923b0
MS
736
737#endif /* GDB_MULTI_ARCH */
c906108c 738
c906108c
SS
739\f
740/* Sparc has no reliable single step ptrace call */
741
b0ed3589 742#define SOFTWARE_SINGLE_STEP_P() 1
379d08a1 743extern void sparc_software_single_step (enum target_signal, int);
c906108c
SS
744#define SOFTWARE_SINGLE_STEP(sig,bp_p) sparc_software_single_step (sig,bp_p)
745
746/* We need more arguments in a frame specification for the
747 "frame" or "info frame" command. */
748
749#define SETUP_ARBITRARY_FRAME(argc, argv) setup_arbitrary_frame (argc, argv)
a14ed312 750extern struct frame_info *setup_arbitrary_frame (int, CORE_ADDR *);
c906108c
SS
751
752/* To print every pair of float registers as a double, we use this hook.
753 We also print the condition code registers in a readable format
754 (FIXME: can expand this to all control regs). */
755
756#undef PRINT_REGISTER_HOOK
757#define PRINT_REGISTER_HOOK(regno) \
758 sparc_print_register_hook (regno)
a14ed312 759extern void sparc_print_register_hook (int regno);
c906108c 760
c906108c
SS
761/* Optimization for storing registers to the inferior. The hook
762 DO_DEFERRED_STORES
763 actually executes any deferred stores. It is called any time
764 we are going to proceed the child, or read its registers.
765 The hook CLEAR_DEFERRED_STORES is called when we want to throw
766 away the inferior process, e.g. when it dies or we kill it.
767 FIXME, this does not handle remote debugging cleanly. */
768
769extern int deferred_stores;
770#define DO_DEFERRED_STORES \
771 if (deferred_stores) \
772 target_store_registers (-2);
773#define CLEAR_DEFERRED_STORES \
774 deferred_stores = 0;
775
c906108c
SS
776/* Select the sparc disassembler */
777
778#define TM_PRINT_INSN_MACH bfd_mach_sparc
779
This page took 0.120766 seconds and 4 git commands to generate.