Commit | Line | Data |
---|---|---|
c906108c | 1 | /* Remote debugging interface to dBUG ROM monitor for GDB, the GNU debugger. |
7b6bb8da | 2 | Copyright (C) 1996, 1998, 1999, 2000, 2001, 2007, 2008, 2009, 2010, 2011 |
6aba47ca | 3 | Free Software Foundation, Inc. |
c906108c SS |
4 | |
5 | Written by Stan Shebs of Cygnus Support. | |
6 | ||
c5aa993b | 7 | This file is part of GDB. |
c906108c | 8 | |
c5aa993b JM |
9 | This program is free software; you can redistribute it and/or modify |
10 | it under the terms of the GNU General Public License as published by | |
a9762ec7 | 11 | the Free Software Foundation; either version 3 of the License, or |
c5aa993b | 12 | (at your option) any later version. |
c906108c | 13 | |
c5aa993b JM |
14 | This program is distributed in the hope that it will be useful, |
15 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | GNU General Public License for more details. | |
c906108c | 18 | |
c5aa993b | 19 | You should have received a copy of the GNU General Public License |
a9762ec7 | 20 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ |
c906108c SS |
21 | |
22 | /* dBUG is a monitor supplied on various Motorola boards, including | |
23 | m68k, ColdFire, and PowerPC-based designs. The code here assumes | |
24 | the ColdFire, and (as of 9/25/96) has only been tested with a | |
25 | ColdFire IDP board. */ | |
26 | ||
27 | #include "defs.h" | |
28 | #include "gdbcore.h" | |
29 | #include "target.h" | |
30 | #include "monitor.h" | |
31 | #include "serial.h" | |
4e052eda | 32 | #include "regcache.h" |
c906108c | 33 | |
32eeb91a AS |
34 | #include "m68k-tdep.h" |
35 | ||
a14ed312 | 36 | static void dbug_open (char *args, int from_tty); |
c906108c SS |
37 | |
38 | static void | |
c410a84c UW |
39 | dbug_supply_register (struct regcache *regcache, char *regname, |
40 | int regnamelen, char *val, int vallen) | |
c906108c SS |
41 | { |
42 | int regno; | |
e76e7474 | 43 | struct gdbarch *gdbarch = get_regcache_arch (regcache); |
c906108c SS |
44 | |
45 | if (regnamelen != 2) | |
46 | return; | |
47 | ||
48 | switch (regname[0]) | |
49 | { | |
50 | case 'S': | |
51 | if (regname[1] != 'R') | |
52 | return; | |
e76e7474 | 53 | regno = gdbarch_ps_regnum (gdbarch); |
c906108c SS |
54 | break; |
55 | case 'P': | |
56 | if (regname[1] != 'C') | |
57 | return; | |
e76e7474 | 58 | regno = gdbarch_pc_regnum (gdbarch); |
c906108c SS |
59 | break; |
60 | case 'D': | |
61 | if (regname[1] < '0' || regname[1] > '7') | |
62 | return; | |
32eeb91a | 63 | regno = regname[1] - '0' + M68K_D0_REGNUM; |
c906108c SS |
64 | break; |
65 | case 'A': | |
66 | if (regname[1] < '0' || regname[1] > '7') | |
67 | return; | |
32eeb91a | 68 | regno = regname[1] - '0' + M68K_A0_REGNUM; |
c906108c SS |
69 | break; |
70 | default: | |
71 | return; | |
72 | } | |
73 | ||
c410a84c | 74 | monitor_supply_register (regcache, regno, val); |
c906108c SS |
75 | } |
76 | ||
0963b4bd MS |
77 | /* This array of registers needs to match the indexes used by GDB. |
78 | The whole reason this exists is because the various ROM monitors | |
79 | use different names than GDB does, and don't support all the | |
80 | registers either. So, typing "info reg sp" becomes an "A7". */ | |
c906108c | 81 | |
1c617db8 GS |
82 | static const char * |
83 | dbug_regname (int index) | |
c906108c | 84 | { |
1c617db8 GS |
85 | static char *regnames[] = |
86 | { | |
87 | "D0", "D1", "D2", "D3", "D4", "D5", "D6", "D7", | |
88 | "A0", "A1", "A2", "A3", "A4", "A5", "A6", "A7", | |
89 | "SR", "PC" | |
90 | /* no float registers */ | |
91 | }; | |
92 | ||
a97b0ac8 | 93 | if (index >= ARRAY_SIZE (regnames) || index < 0) |
1c617db8 GS |
94 | return NULL; |
95 | else | |
96 | return regnames[index]; | |
97 | ||
98 | } | |
99 | ||
c906108c | 100 | static struct target_ops dbug_ops; |
c5aa993b | 101 | static struct monitor_ops dbug_cmds; |
c906108c | 102 | |
c5aa993b JM |
103 | static char *dbug_inits[] = |
104 | {"\r", NULL}; | |
c906108c SS |
105 | |
106 | ||
c5aa993b JM |
107 | static void |
108 | init_dbug_cmds (void) | |
c906108c | 109 | { |
3e43a32a MS |
110 | dbug_cmds.flags = MO_CLR_BREAK_USES_ADDR |
111 | | MO_GETMEM_NEEDS_RANGE | MO_FILL_USES_ADDR; | |
c5aa993b JM |
112 | dbug_cmds.init = dbug_inits; /* Init strings */ |
113 | dbug_cmds.cont = "go\r"; /* continue command */ | |
114 | dbug_cmds.step = "trace\r"; /* single step */ | |
115 | dbug_cmds.stop = NULL; /* interrupt command */ | |
116 | dbug_cmds.set_break = "br %x\r"; /* set a breakpoint */ | |
117 | dbug_cmds.clr_break = "br -r %x\r"; /* clear a breakpoint */ | |
118 | dbug_cmds.clr_all_break = "br -r\r"; /* clear all breakpoints */ | |
119 | dbug_cmds.fill = "bf.b %x %x %x\r"; /* fill (start end val) */ | |
120 | dbug_cmds.setmem.cmdb = "mm.b %x %x\r"; /* setmem.cmdb (addr, value) */ | |
121 | dbug_cmds.setmem.cmdw = "mm.w %x %x\r"; /* setmem.cmdw (addr, value) */ | |
122 | dbug_cmds.setmem.cmdl = "mm.l %x %x\r"; /* setmem.cmdl (addr, value) */ | |
123 | dbug_cmds.setmem.cmdll = NULL; /* setmem.cmdll (addr, value) */ | |
124 | dbug_cmds.setmem.resp_delim = NULL; /* setmem.resp_delim */ | |
125 | dbug_cmds.setmem.term = NULL; /* setmem.term */ | |
126 | dbug_cmds.setmem.term_cmd = NULL; /* setmem.term_cmd */ | |
127 | dbug_cmds.getmem.cmdb = "md.b %x %x\r"; /* getmem.cmdb (addr, addr2) */ | |
128 | dbug_cmds.getmem.cmdw = "md.w %x %x\r"; /* getmem.cmdw (addr, addr2) */ | |
129 | dbug_cmds.getmem.cmdl = "md.l %x %x\r"; /* getmem.cmdl (addr, addr2) */ | |
130 | dbug_cmds.getmem.cmdll = NULL; /* getmem.cmdll (addr, addr2) */ | |
131 | dbug_cmds.getmem.resp_delim = ":"; /* getmem.resp_delim */ | |
132 | dbug_cmds.getmem.term = NULL; /* getmem.term */ | |
133 | dbug_cmds.getmem.term_cmd = NULL; /* getmem.term_cmd */ | |
134 | dbug_cmds.setreg.cmd = "rm %s %x\r"; /* setreg.cmd (name, value) */ | |
135 | dbug_cmds.setreg.resp_delim = NULL; /* setreg.resp_delim */ | |
136 | dbug_cmds.setreg.term = NULL; /* setreg.term */ | |
137 | dbug_cmds.setreg.term_cmd = NULL; /* setreg.term_cmd */ | |
138 | dbug_cmds.getreg.cmd = "rd %s\r"; /* getreg.cmd (name) */ | |
139 | dbug_cmds.getreg.resp_delim = ":"; /* getreg.resp_delim */ | |
140 | dbug_cmds.getreg.term = NULL; /* getreg.term */ | |
141 | dbug_cmds.getreg.term_cmd = NULL; /* getreg.term_cmd */ | |
142 | dbug_cmds.dump_registers = "rd\r"; /* dump_registers */ | |
3e43a32a MS |
143 | /* register_pattern */ |
144 | dbug_cmds.register_pattern = "\\(\\w+\\) +:\\([0-9a-fA-F]+\\b\\)"; | |
23a6d369 | 145 | dbug_cmds.supply_register = dbug_supply_register; |
c5aa993b JM |
146 | dbug_cmds.load_routine = NULL; /* load_routine (defaults to SRECs) */ |
147 | dbug_cmds.load = "dl\r"; /* download command */ | |
148 | dbug_cmds.loadresp = "\n"; /* load response */ | |
149 | dbug_cmds.prompt = "dBUG>"; /* monitor command prompt */ | |
150 | dbug_cmds.line_term = "\r"; /* end-of-line terminator */ | |
151 | dbug_cmds.cmd_end = NULL; /* optional command terminator */ | |
152 | dbug_cmds.target = &dbug_ops; /* target operations */ | |
153 | dbug_cmds.stopbits = SERIAL_1_STOPBITS; /* number of stop bits */ | |
1c617db8 GS |
154 | dbug_cmds.regnames = NULL; /* registers names */ |
155 | dbug_cmds.regname = dbug_regname; | |
c5aa993b JM |
156 | dbug_cmds.magic = MONITOR_OPS_MAGIC; /* magic */ |
157 | } /* init_debug_ops */ | |
c906108c SS |
158 | |
159 | static void | |
fba45db2 | 160 | dbug_open (char *args, int from_tty) |
c906108c SS |
161 | { |
162 | monitor_open (args, &dbug_cmds, from_tty); | |
163 | } | |
164 | ||
a78f21af AC |
165 | extern initialize_file_ftype _initialize_dbug_rom; /* -Wmissing-prototypes */ |
166 | ||
c906108c | 167 | void |
fba45db2 | 168 | _initialize_dbug_rom (void) |
c906108c | 169 | { |
c5aa993b | 170 | init_dbug_cmds (); |
c906108c SS |
171 | init_monitor_ops (&dbug_ops); |
172 | ||
173 | dbug_ops.to_shortname = "dbug"; | |
174 | dbug_ops.to_longname = "dBUG monitor"; | |
175 | dbug_ops.to_doc = "Debug via the dBUG monitor.\n\ | |
176 | Specify the serial device it is connected to (e.g. /dev/ttya)."; | |
177 | dbug_ops.to_open = dbug_open; | |
178 | ||
179 | add_target (&dbug_ops); | |
180 | } |