gdb: Don't reorder line table entries too much when sorting.
[deliverable/binutils-gdb.git] / gdb / msp430-tdep.c
CommitLineData
586cf749
KB
1/* Target-dependent code for the Texas Instruments MSP430 for GDB, the
2 GNU debugger.
3
b811d2c2 4 Copyright (C) 2012-2020 Free Software Foundation, Inc.
586cf749
KB
5
6 Contributed by Red Hat, Inc.
7
8 This file is part of GDB.
9
10 This program is free software; you can redistribute it and/or modify
11 it under the terms of the GNU General Public License as published by
12 the Free Software Foundation; either version 3 of the License, or
13 (at your option) any later version.
14
15 This program is distributed in the hope that it will be useful,
16 but WITHOUT ANY WARRANTY; without even the implied warranty of
17 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 GNU General Public License for more details.
19
20 You should have received a copy of the GNU General Public License
21 along with this program. If not, see <http://www.gnu.org/licenses/>. */
22
23#include "defs.h"
24#include "arch-utils.h"
25#include "prologue-value.h"
26#include "target.h"
27#include "regcache.h"
28#include "dis-asm.h"
29#include "gdbtypes.h"
30#include "frame.h"
31#include "frame-unwind.h"
32#include "frame-base.h"
33#include "value.h"
34#include "gdbcore.h"
35#include "dwarf2-frame.h"
36#include "reggroups.h"
37
38#include "elf/msp430.h"
39#include "opcode/msp430-decode.h"
40#include "elf-bfd.h"
41
42/* Register Numbers. */
43
44enum
45{
46 MSP430_PC_RAW_REGNUM,
47 MSP430_SP_RAW_REGNUM,
48 MSP430_SR_RAW_REGNUM,
49 MSP430_CG_RAW_REGNUM,
50 MSP430_R4_RAW_REGNUM,
51 MSP430_R5_RAW_REGNUM,
52 MSP430_R6_RAW_REGNUM,
53 MSP430_R7_RAW_REGNUM,
54 MSP430_R8_RAW_REGNUM,
55 MSP430_R9_RAW_REGNUM,
56 MSP430_R10_RAW_REGNUM,
57 MSP430_R11_RAW_REGNUM,
58 MSP430_R12_RAW_REGNUM,
59 MSP430_R13_RAW_REGNUM,
60 MSP430_R14_RAW_REGNUM,
61 MSP430_R15_RAW_REGNUM,
62
63 MSP430_NUM_REGS,
64
65 MSP430_PC_REGNUM = MSP430_NUM_REGS,
66 MSP430_SP_REGNUM,
67 MSP430_SR_REGNUM,
68 MSP430_CG_REGNUM,
69 MSP430_R4_REGNUM,
70 MSP430_R5_REGNUM,
71 MSP430_R6_REGNUM,
72 MSP430_R7_REGNUM,
73 MSP430_R8_REGNUM,
74 MSP430_R9_REGNUM,
75 MSP430_R10_REGNUM,
76 MSP430_R11_REGNUM,
77 MSP430_R12_REGNUM,
78 MSP430_R13_REGNUM,
79 MSP430_R14_REGNUM,
80 MSP430_R15_REGNUM,
81
82 MSP430_NUM_TOTAL_REGS,
83 MSP430_NUM_PSEUDO_REGS = MSP430_NUM_TOTAL_REGS - MSP430_NUM_REGS
84};
85
86enum
87{
88 /* TI MSP430 Architecture. */
89 MSP_ISA_MSP430,
90
91 /* TI MSP430X Architecture. */
92 MSP_ISA_MSP430X
93};
94
95enum
96{
97 /* The small code model limits code addresses to 16 bits. */
98 MSP_SMALL_CODE_MODEL,
99
100 /* The large code model uses 20 bit addresses for function
101 pointers. These are stored in memory using four bytes (32 bits). */
102 MSP_LARGE_CODE_MODEL
103};
104
105/* Architecture specific data. */
106
107struct gdbarch_tdep
108{
109 /* The ELF header flags specify the multilib used. */
110 int elf_flags;
111
112 /* One of MSP_ISA_MSP430 or MSP_ISA_MSP430X. */
113 int isa;
114
115 /* One of MSP_SMALL_CODE_MODEL or MSP_LARGE_CODE_MODEL. If, at
116 some point, we support different data models too, we'll probably
117 structure things so that we can combine values using logical
118 "or". */
119 int code_model;
120};
121
122/* This structure holds the results of a prologue analysis. */
123
124struct msp430_prologue
125{
126 /* The offset from the frame base to the stack pointer --- always
127 zero or negative.
128
129 Calling this a "size" is a bit misleading, but given that the
130 stack grows downwards, using offsets for everything keeps one
131 from going completely sign-crazy: you never change anything's
132 sign for an ADD instruction; always change the second operand's
133 sign for a SUB instruction; and everything takes care of
134 itself. */
135 int frame_size;
136
137 /* Non-zero if this function has initialized the frame pointer from
138 the stack pointer, zero otherwise. */
139 int has_frame_ptr;
140
141 /* If has_frame_ptr is non-zero, this is the offset from the frame
142 base to where the frame pointer points. This is always zero or
143 negative. */
144 int frame_ptr_offset;
145
146 /* The address of the first instruction at which the frame has been
147 set up and the arguments are where the debug info says they are
148 --- as best as we can tell. */
149 CORE_ADDR prologue_end;
150
151 /* reg_offset[R] is the offset from the CFA at which register R is
152 saved, or 1 if register R has not been saved. (Real values are
153 always zero or negative.) */
154 int reg_offset[MSP430_NUM_TOTAL_REGS];
155};
156
157/* Implement the "register_type" gdbarch method. */
158
159static struct type *
160msp430_register_type (struct gdbarch *gdbarch, int reg_nr)
161{
162 if (reg_nr < MSP430_NUM_REGS)
163 return builtin_type (gdbarch)->builtin_uint32;
164 else if (reg_nr == MSP430_PC_REGNUM)
165 return builtin_type (gdbarch)->builtin_func_ptr;
166 else
167 return builtin_type (gdbarch)->builtin_uint16;
168}
169
170/* Implement another version of the "register_type" gdbarch method
171 for msp430x. */
172
173static struct type *
174msp430x_register_type (struct gdbarch *gdbarch, int reg_nr)
175{
176 if (reg_nr < MSP430_NUM_REGS)
177 return builtin_type (gdbarch)->builtin_uint32;
178 else if (reg_nr == MSP430_PC_REGNUM)
179 return builtin_type (gdbarch)->builtin_func_ptr;
180 else
181 return builtin_type (gdbarch)->builtin_uint32;
182}
183
184/* Implement the "register_name" gdbarch method. */
185
186static const char *
187msp430_register_name (struct gdbarch *gdbarch, int regnr)
188{
189 static const char *const reg_names[] = {
190 /* Raw registers. */
191 "", "", "", "", "", "", "", "",
192 "", "", "", "", "", "", "", "",
193 /* Pseudo registers. */
194 "pc", "sp", "sr", "cg", "r4", "r5", "r6", "r7",
195 "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
196 };
197
198 return reg_names[regnr];
199}
200
201/* Implement the "register_reggroup_p" gdbarch method. */
202
203static int
204msp430_register_reggroup_p (struct gdbarch *gdbarch, int regnum,
205 struct reggroup *group)
206{
207 if (group == all_reggroup)
208 return 1;
209
210 /* All other registers are saved and restored. */
211 if (group == save_reggroup || group == restore_reggroup)
212 return (MSP430_NUM_REGS <= regnum && regnum < MSP430_NUM_TOTAL_REGS);
213
214 return group == general_reggroup;
215}
216
217/* Implement the "pseudo_register_read" gdbarch method. */
218
219static enum register_status
220msp430_pseudo_register_read (struct gdbarch *gdbarch,
849d0ba8 221 readable_regcache *regcache,
586cf749
KB
222 int regnum, gdb_byte *buffer)
223{
586cf749
KB
224 if (MSP430_NUM_REGS <= regnum && regnum < MSP430_NUM_TOTAL_REGS)
225 {
845b344f 226 enum register_status status;
586cf749
KB
227 ULONGEST val;
228 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
229 int regsize = register_size (gdbarch, regnum);
230 int raw_regnum = regnum - MSP430_NUM_REGS;
231
03f50fc8 232 status = regcache->raw_read (raw_regnum, &val);
586cf749
KB
233 if (status == REG_VALID)
234 store_unsigned_integer (buffer, regsize, byte_order, val);
235
845b344f 236 return status;
586cf749
KB
237 }
238 else
239 gdb_assert_not_reached ("invalid pseudo register number");
586cf749
KB
240}
241
242/* Implement the "pseudo_register_write" gdbarch method. */
243
244static void
245msp430_pseudo_register_write (struct gdbarch *gdbarch,
246 struct regcache *regcache,
247 int regnum, const gdb_byte *buffer)
248{
586cf749
KB
249 if (MSP430_NUM_REGS <= regnum && regnum < MSP430_NUM_TOTAL_REGS)
250
251 {
252 ULONGEST val;
253 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
254 int regsize = register_size (gdbarch, regnum);
255 int raw_regnum = regnum - MSP430_NUM_REGS;
256
257 val = extract_unsigned_integer (buffer, regsize, byte_order);
258 regcache_raw_write_unsigned (regcache, raw_regnum, val);
259
260 }
261 else
262 gdb_assert_not_reached ("invalid pseudo register number");
263}
264
265/* Implement the `register_sim_regno' gdbarch method. */
266
267static int
268msp430_register_sim_regno (struct gdbarch *gdbarch, int regnum)
269{
270 gdb_assert (regnum < MSP430_NUM_REGS);
271
272 /* So long as regnum is in [0, RL78_NUM_REGS), it's valid. We
273 just want to override the default here which disallows register
274 numbers which have no names. */
275 return regnum;
276}
277
04180708 278constexpr gdb_byte msp430_break_insn[] = { 0x43, 0x43 };
586cf749 279
04180708 280typedef BP_MANIPULATION (msp430_break_insn) msp430_breakpoint;
586cf749
KB
281
282/* Define a "handle" struct for fetching the next opcode. */
283
284struct msp430_get_opcode_byte_handle
285{
286 CORE_ADDR pc;
287};
288
289/* Fetch a byte on behalf of the opcode decoder. HANDLE contains
290 the memory address of the next byte to fetch. If successful,
291 the address in the handle is updated and the byte fetched is
292 returned as the value of the function. If not successful, -1
293 is returned. */
294
295static int
296msp430_get_opcode_byte (void *handle)
297{
19ba03f4
SM
298 struct msp430_get_opcode_byte_handle *opcdata
299 = (struct msp430_get_opcode_byte_handle *) handle;
586cf749
KB
300 int status;
301 gdb_byte byte;
302
303 status = target_read_memory (opcdata->pc, &byte, 1);
304 if (status == 0)
305 {
306 opcdata->pc += 1;
307 return byte;
308 }
309 else
310 return -1;
311}
312
313/* Function for finding saved registers in a 'struct pv_area'; this
f7b7ed97 314 function is passed to pv_area::scan.
586cf749
KB
315
316 If VALUE is a saved register, ADDR says it was saved at a constant
317 offset from the frame base, and SIZE indicates that the whole
318 register was saved, record its offset. */
319
320static void
321check_for_saved (void *result_untyped, pv_t addr, CORE_ADDR size, pv_t value)
322{
323 struct msp430_prologue *result = (struct msp430_prologue *) result_untyped;
324
325 if (value.kind == pvk_register
326 && value.k == 0
327 && pv_is_register (addr, MSP430_SP_REGNUM)
328 && size == register_size (target_gdbarch (), value.reg))
329 result->reg_offset[value.reg] = addr.k;
330}
331
332/* Analyze a prologue starting at START_PC, going no further than
333 LIMIT_PC. Fill in RESULT as appropriate. */
334
335static void
336msp430_analyze_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc,
337 CORE_ADDR limit_pc, struct msp430_prologue *result)
338{
339 CORE_ADDR pc, next_pc;
340 int rn;
341 pv_t reg[MSP430_NUM_TOTAL_REGS];
586cf749
KB
342 CORE_ADDR after_last_frame_setup_insn = start_pc;
343 int code_model = gdbarch_tdep (gdbarch)->code_model;
344 int sz;
345
346 memset (result, 0, sizeof (*result));
347
348 for (rn = 0; rn < MSP430_NUM_TOTAL_REGS; rn++)
349 {
350 reg[rn] = pv_register (rn, 0);
351 result->reg_offset[rn] = 1;
352 }
353
f7b7ed97 354 pv_area stack (MSP430_SP_REGNUM, gdbarch_addr_bit (gdbarch));
586cf749
KB
355
356 /* The call instruction has saved the return address on the stack. */
357 sz = code_model == MSP_LARGE_CODE_MODEL ? 4 : 2;
358 reg[MSP430_SP_REGNUM] = pv_add_constant (reg[MSP430_SP_REGNUM], -sz);
f7b7ed97 359 stack.store (reg[MSP430_SP_REGNUM], sz, reg[MSP430_PC_REGNUM]);
586cf749
KB
360
361 pc = start_pc;
362 while (pc < limit_pc)
363 {
364 int bytes_read;
365 struct msp430_get_opcode_byte_handle opcode_handle;
366 MSP430_Opcode_Decoded opc;
367
368 opcode_handle.pc = pc;
369 bytes_read = msp430_decode_opcode (pc, &opc, msp430_get_opcode_byte,
370 &opcode_handle);
371 next_pc = pc + bytes_read;
372
373 if (opc.id == MSO_push && opc.op[0].type == MSP430_Operand_Register)
374 {
375 int rsrc = opc.op[0].reg;
376
377 reg[MSP430_SP_REGNUM] = pv_add_constant (reg[MSP430_SP_REGNUM], -2);
f7b7ed97 378 stack.store (reg[MSP430_SP_REGNUM], 2, reg[rsrc]);
586cf749
KB
379 after_last_frame_setup_insn = next_pc;
380 }
381 else if (opc.id == MSO_push /* PUSHM */
382 && opc.op[0].type == MSP430_Operand_None
383 && opc.op[1].type == MSP430_Operand_Register)
384 {
385 int rsrc = opc.op[1].reg;
386 int count = opc.repeats + 1;
387 int size = opc.size == 16 ? 2 : 4;
388
389 while (count > 0)
390 {
391 reg[MSP430_SP_REGNUM]
392 = pv_add_constant (reg[MSP430_SP_REGNUM], -size);
f7b7ed97 393 stack.store (reg[MSP430_SP_REGNUM], size, reg[rsrc]);
586cf749
KB
394 rsrc--;
395 count--;
396 }
397 after_last_frame_setup_insn = next_pc;
398 }
399 else if (opc.id == MSO_sub
400 && opc.op[0].type == MSP430_Operand_Register
401 && opc.op[0].reg == MSR_SP
402 && opc.op[1].type == MSP430_Operand_Immediate)
403 {
404 int addend = opc.op[1].addend;
405
406 reg[MSP430_SP_REGNUM] = pv_add_constant (reg[MSP430_SP_REGNUM],
407 -addend);
408 after_last_frame_setup_insn = next_pc;
409 }
410 else if (opc.id == MSO_mov
411 && opc.op[0].type == MSP430_Operand_Immediate
412 && 12 <= opc.op[0].reg && opc.op[0].reg <= 15)
413 after_last_frame_setup_insn = next_pc;
414 else
415 {
416 /* Terminate the prologue scan. */
417 break;
418 }
419
420 pc = next_pc;
421 }
422
423 /* Is the frame size (offset, really) a known constant? */
424 if (pv_is_register (reg[MSP430_SP_REGNUM], MSP430_SP_REGNUM))
425 result->frame_size = reg[MSP430_SP_REGNUM].k;
426
427 /* Record where all the registers were saved. */
f7b7ed97 428 stack.scan (check_for_saved, result);
586cf749
KB
429
430 result->prologue_end = after_last_frame_setup_insn;
586cf749
KB
431}
432
433/* Implement the "skip_prologue" gdbarch method. */
434
435static CORE_ADDR
436msp430_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)
437{
438 const char *name;
439 CORE_ADDR func_addr, func_end;
440 struct msp430_prologue p;
441
442 /* Try to find the extent of the function that contains PC. */
443 if (!find_pc_partial_function (pc, &name, &func_addr, &func_end))
444 return pc;
445
446 msp430_analyze_prologue (gdbarch, pc, func_end, &p);
447 return p.prologue_end;
448}
449
586cf749
KB
450/* Given a frame described by THIS_FRAME, decode the prologue of its
451 associated function if there is not cache entry as specified by
452 THIS_PROLOGUE_CACHE. Save the decoded prologue in the cache and
453 return that struct as the value of this function. */
454
455static struct msp430_prologue *
456msp430_analyze_frame_prologue (struct frame_info *this_frame,
457 void **this_prologue_cache)
458{
459 if (!*this_prologue_cache)
460 {
461 CORE_ADDR func_start, stop_addr;
462
463 *this_prologue_cache = FRAME_OBSTACK_ZALLOC (struct msp430_prologue);
464
465 func_start = get_frame_func (this_frame);
466 stop_addr = get_frame_pc (this_frame);
467
468 /* If we couldn't find any function containing the PC, then
469 just initialize the prologue cache, but don't do anything. */
470 if (!func_start)
471 stop_addr = func_start;
472
473 msp430_analyze_prologue (get_frame_arch (this_frame), func_start,
19ba03f4
SM
474 stop_addr,
475 (struct msp430_prologue *) *this_prologue_cache);
586cf749
KB
476 }
477
19ba03f4 478 return (struct msp430_prologue *) *this_prologue_cache;
586cf749
KB
479}
480
481/* Given a frame and a prologue cache, return this frame's base. */
482
483static CORE_ADDR
484msp430_frame_base (struct frame_info *this_frame, void **this_prologue_cache)
485{
486 struct msp430_prologue *p
487 = msp430_analyze_frame_prologue (this_frame, this_prologue_cache);
488 CORE_ADDR sp = get_frame_register_unsigned (this_frame, MSP430_SP_REGNUM);
489
490 return sp - p->frame_size;
491}
492
493/* Implement the "frame_this_id" method for unwinding frames. */
494
495static void
496msp430_this_id (struct frame_info *this_frame,
497 void **this_prologue_cache, struct frame_id *this_id)
498{
499 *this_id = frame_id_build (msp430_frame_base (this_frame,
500 this_prologue_cache),
501 get_frame_func (this_frame));
502}
503
504/* Implement the "frame_prev_register" method for unwinding frames. */
505
506static struct value *
507msp430_prev_register (struct frame_info *this_frame,
508 void **this_prologue_cache, int regnum)
509{
510 struct msp430_prologue *p
511 = msp430_analyze_frame_prologue (this_frame, this_prologue_cache);
512 CORE_ADDR frame_base = msp430_frame_base (this_frame, this_prologue_cache);
513
514 if (regnum == MSP430_SP_REGNUM)
515 return frame_unwind_got_constant (this_frame, regnum, frame_base);
516
517 /* If prologue analysis says we saved this register somewhere,
518 return a description of the stack slot holding it. */
519 else if (p->reg_offset[regnum] != 1)
520 {
521 struct value *rv = frame_unwind_got_memory (this_frame, regnum,
522 frame_base +
523 p->reg_offset[regnum]);
524
525 if (regnum == MSP430_PC_REGNUM)
526 {
527 ULONGEST pc = value_as_long (rv);
528
529 return frame_unwind_got_constant (this_frame, regnum, pc);
530 }
531 return rv;
532 }
533
534 /* Otherwise, presume we haven't changed the value of this
535 register, and get it from the next frame. */
536 else
537 return frame_unwind_got_register (this_frame, regnum, regnum);
538}
539
540static const struct frame_unwind msp430_unwind = {
541 NORMAL_FRAME,
542 default_frame_unwind_stop_reason,
543 msp430_this_id,
544 msp430_prev_register,
545 NULL,
546 default_frame_sniffer
547};
548
549/* Implement the "dwarf2_reg_to_regnum" gdbarch method. */
550
551static int
552msp430_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int reg)
553{
0fde2c53 554 if (reg >= 0 && reg < MSP430_NUM_REGS)
586cf749 555 return reg + MSP430_NUM_REGS;
0fde2c53 556 return -1;
586cf749
KB
557}
558
559/* Implement the "return_value" gdbarch method. */
560
561static enum return_value_convention
562msp430_return_value (struct gdbarch *gdbarch,
563 struct value *function,
564 struct type *valtype,
565 struct regcache *regcache,
566 gdb_byte *readbuf, const gdb_byte *writebuf)
567{
568 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
569 LONGEST valtype_len = TYPE_LENGTH (valtype);
570 int code_model = gdbarch_tdep (gdbarch)->code_model;
571
572 if (TYPE_LENGTH (valtype) > 8
573 || TYPE_CODE (valtype) == TYPE_CODE_STRUCT
574 || TYPE_CODE (valtype) == TYPE_CODE_UNION)
575 return RETURN_VALUE_STRUCT_CONVENTION;
576
577 if (readbuf)
578 {
579 ULONGEST u;
580 int argreg = MSP430_R12_REGNUM;
581 int offset = 0;
582
583 while (valtype_len > 0)
584 {
585 int size = 2;
586
587 if (code_model == MSP_LARGE_CODE_MODEL
588 && TYPE_CODE (valtype) == TYPE_CODE_PTR)
589 {
590 size = 4;
591 }
592
593 regcache_cooked_read_unsigned (regcache, argreg, &u);
594 store_unsigned_integer (readbuf + offset, size, byte_order, u);
595 valtype_len -= size;
596 offset += size;
597 argreg++;
598 }
599 }
600
601 if (writebuf)
602 {
603 ULONGEST u;
604 int argreg = MSP430_R12_REGNUM;
605 int offset = 0;
606
607 while (valtype_len > 0)
608 {
609 int size = 2;
610
611 if (code_model == MSP_LARGE_CODE_MODEL
612 && TYPE_CODE (valtype) == TYPE_CODE_PTR)
613 {
614 size = 4;
615 }
616
617 u = extract_unsigned_integer (writebuf + offset, size, byte_order);
618 regcache_cooked_write_unsigned (regcache, argreg, u);
619 valtype_len -= size;
620 offset += size;
621 argreg++;
622 }
623 }
624
625 return RETURN_VALUE_REGISTER_CONVENTION;
626}
627
628
629/* Implement the "frame_align" gdbarch method. */
630
631static CORE_ADDR
632msp430_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)
633{
634 return align_down (sp, 2);
635}
636
586cf749
KB
637/* Implement the "push_dummy_call" gdbarch method. */
638
639static CORE_ADDR
640msp430_push_dummy_call (struct gdbarch *gdbarch, struct value *function,
641 struct regcache *regcache, CORE_ADDR bp_addr,
642 int nargs, struct value **args, CORE_ADDR sp,
cf84fa6b
AH
643 function_call_return_method return_method,
644 CORE_ADDR struct_addr)
586cf749
KB
645{
646 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
647 int write_pass;
648 int sp_off = 0;
649 CORE_ADDR cfa;
650 int code_model = gdbarch_tdep (gdbarch)->code_model;
651
652 struct type *func_type = value_type (function);
653
654 /* Dereference function pointer types. */
655 while (TYPE_CODE (func_type) == TYPE_CODE_PTR)
656 func_type = TYPE_TARGET_TYPE (func_type);
657
658 /* The end result had better be a function or a method. */
659 gdb_assert (TYPE_CODE (func_type) == TYPE_CODE_FUNC
660 || TYPE_CODE (func_type) == TYPE_CODE_METHOD);
661
662 /* We make two passes; the first does the stack allocation,
663 the second actually stores the arguments. */
664 for (write_pass = 0; write_pass <= 1; write_pass++)
665 {
666 int i;
667 int arg_reg = MSP430_R12_REGNUM;
668 int args_on_stack = 0;
669
670 if (write_pass)
671 sp = align_down (sp - sp_off, 4);
672 sp_off = 0;
673
cf84fa6b 674 if (return_method == return_method_struct)
586cf749
KB
675 {
676 if (write_pass)
677 regcache_cooked_write_unsigned (regcache, arg_reg, struct_addr);
678 arg_reg++;
679 }
680
681 /* Push the arguments. */
682 for (i = 0; i < nargs; i++)
683 {
684 struct value *arg = args[i];
685 const gdb_byte *arg_bits = value_contents_all (arg);
686 struct type *arg_type = check_typedef (value_type (arg));
687 ULONGEST arg_size = TYPE_LENGTH (arg_type);
688 int offset;
689 int current_arg_on_stack;
ef789dc4 690 gdb_byte struct_addr_buf[4];
586cf749
KB
691
692 current_arg_on_stack = 0;
693
694 if (TYPE_CODE (arg_type) == TYPE_CODE_STRUCT
695 || TYPE_CODE (arg_type) == TYPE_CODE_UNION)
696 {
697 /* Aggregates of any size are passed by reference. */
ef789dc4 698 store_unsigned_integer (struct_addr_buf, 4, byte_order,
586cf749 699 value_address (arg));
ef789dc4 700 arg_bits = struct_addr_buf;
586cf749
KB
701 arg_size = (code_model == MSP_LARGE_CODE_MODEL) ? 4 : 2;
702 }
703 else
704 {
705 /* Scalars bigger than 8 bytes such as complex doubles are passed
706 on the stack. */
707 if (arg_size > 8)
708 current_arg_on_stack = 1;
709 }
710
711
712 for (offset = 0; offset < arg_size; offset += 2)
713 {
714 /* The condition below prevents 8 byte scalars from being split
715 between registers and memory (stack). It also prevents other
716 splits once the stack has been written to. */
717 if (!current_arg_on_stack
718 && (arg_reg
719 + ((arg_size == 8 || args_on_stack)
720 ? ((arg_size - offset) / 2 - 1)
721 : 0) <= MSP430_R15_REGNUM))
722 {
723 int size = 2;
724
725 if (code_model == MSP_LARGE_CODE_MODEL
3b1ad7d5 726 && (TYPE_CODE (arg_type) == TYPE_CODE_PTR
aa006118 727 || TYPE_IS_REFERENCE (arg_type)
3b1ad7d5
KB
728 || TYPE_CODE (arg_type) == TYPE_CODE_STRUCT
729 || TYPE_CODE (arg_type) == TYPE_CODE_UNION))
586cf749 730 {
3b1ad7d5
KB
731 /* When using the large memory model, pointer,
732 reference, struct, and union arguments are
733 passed using the entire register. (As noted
734 earlier, aggregates are always passed by
735 reference.) */
586cf749
KB
736 if (offset != 0)
737 continue;
738 size = 4;
739 }
740
741 if (write_pass)
742 regcache_cooked_write_unsigned (regcache, arg_reg,
743 extract_unsigned_integer
744 (arg_bits + offset, size,
745 byte_order));
746
747 arg_reg++;
748 }
749 else
750 {
751 if (write_pass)
752 write_memory (sp + sp_off, arg_bits + offset, 2);
753
754 sp_off += 2;
755 args_on_stack = 1;
756 current_arg_on_stack = 1;
757 }
758 }
759 }
760 }
761
762 /* Keep track of the stack address prior to pushing the return address.
763 This is the value that we'll return. */
764 cfa = sp;
765
766 /* Push the return address. */
767 {
768 int sz = (gdbarch_tdep (gdbarch)->code_model == MSP_SMALL_CODE_MODEL)
769 ? 2 : 4;
770 sp = sp - sz;
771 write_memory_unsigned_integer (sp, sz, byte_order, bp_addr);
772 }
773
774 /* Update the stack pointer. */
775 regcache_cooked_write_unsigned (regcache, MSP430_SP_REGNUM, sp);
776
777 return cfa;
778}
779
780/* In order to keep code size small, the compiler may create epilogue
781 code through which more than one function epilogue is routed. I.e.
782 the epilogue and return may just be a branch to some common piece of
783 code which is responsible for tearing down the frame and performing
784 the return. These epilog (label) names will have the common prefix
785 defined here. */
786
787static const char msp430_epilog_name_prefix[] = "__mspabi_func_epilog_";
788
789/* Implement the "in_return_stub" gdbarch method. */
790
791static int
792msp430_in_return_stub (struct gdbarch *gdbarch, CORE_ADDR pc,
793 const char *name)
794{
795 return (name != NULL
61012eef 796 && startswith (name, msp430_epilog_name_prefix));
586cf749
KB
797}
798
799/* Implement the "skip_trampoline_code" gdbarch method. */
800static CORE_ADDR
801msp430_skip_trampoline_code (struct frame_info *frame, CORE_ADDR pc)
802{
803 struct bound_minimal_symbol bms;
804 const char *stub_name;
805 struct gdbarch *gdbarch = get_frame_arch (frame);
806
807 bms = lookup_minimal_symbol_by_pc (pc);
808 if (!bms.minsym)
809 return pc;
810
c9d95fa3 811 stub_name = bms.minsym->linkage_name ();
586cf749
KB
812
813 if (gdbarch_tdep (gdbarch)->code_model == MSP_SMALL_CODE_MODEL
814 && msp430_in_return_stub (gdbarch, pc, stub_name))
815 {
816 CORE_ADDR sp = get_frame_register_unsigned (frame, MSP430_SP_REGNUM);
817
818 return read_memory_integer
819 (sp + 2 * (stub_name[strlen (msp430_epilog_name_prefix)] - '0'),
820 2, gdbarch_byte_order (gdbarch));
821 }
822
823 return pc;
824}
825
826/* Allocate and initialize a gdbarch object. */
827
828static struct gdbarch *
829msp430_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)
830{
831 struct gdbarch *gdbarch;
832 struct gdbarch_tdep *tdep;
833 int elf_flags, isa, code_model;
834
835 /* Extract the elf_flags if available. */
836 if (info.abfd != NULL
837 && bfd_get_flavour (info.abfd) == bfd_target_elf_flavour)
838 elf_flags = elf_elfheader (info.abfd)->e_flags;
839 else
840 elf_flags = 0;
841
842 if (info.abfd != NULL)
843 switch (bfd_elf_get_obj_attr_int (info.abfd, OBJ_ATTR_PROC,
844 OFBA_MSPABI_Tag_ISA))
845 {
846 case 1:
847 isa = MSP_ISA_MSP430;
848 code_model = MSP_SMALL_CODE_MODEL;
849 break;
850 case 2:
851 isa = MSP_ISA_MSP430X;
852 switch (bfd_elf_get_obj_attr_int (info.abfd, OBJ_ATTR_PROC,
853 OFBA_MSPABI_Tag_Code_Model))
854 {
855 case 1:
856 code_model = MSP_SMALL_CODE_MODEL;
857 break;
858 case 2:
859 code_model = MSP_LARGE_CODE_MODEL;
860 break;
861 default:
862 internal_error (__FILE__, __LINE__,
863 _("Unknown msp430x code memory model"));
864 break;
865 }
866 break;
867 case 0:
868 /* This can happen when loading a previously dumped data structure.
869 Use the ISA and code model from the current architecture, provided
870 it's compatible. */
871 {
872 struct gdbarch *ca = get_current_arch ();
873 if (ca && gdbarch_bfd_arch_info (ca)->arch == bfd_arch_msp430)
874 {
875 struct gdbarch_tdep *ca_tdep = gdbarch_tdep (ca);
876
877 elf_flags = ca_tdep->elf_flags;
878 isa = ca_tdep->isa;
879 code_model = ca_tdep->code_model;
880 break;
881 }
586cf749 882 }
86a73007 883 /* Fall through. */
586cf749
KB
884 default:
885 error (_("Unknown msp430 isa"));
886 break;
887 }
888 else
889 {
890 isa = MSP_ISA_MSP430;
891 code_model = MSP_SMALL_CODE_MODEL;
892 }
893
894
895 /* Try to find the architecture in the list of already defined
896 architectures. */
897 for (arches = gdbarch_list_lookup_by_info (arches, &info);
898 arches != NULL;
899 arches = gdbarch_list_lookup_by_info (arches->next, &info))
900 {
901 struct gdbarch_tdep *candidate_tdep = gdbarch_tdep (arches->gdbarch);
902
903 if (candidate_tdep->elf_flags != elf_flags
904 || candidate_tdep->isa != isa
905 || candidate_tdep->code_model != code_model)
906 continue;
907
908 return arches->gdbarch;
909 }
910
911 /* None found, create a new architecture from the information
912 provided. */
cdd238da 913 tdep = XCNEW (struct gdbarch_tdep);
586cf749
KB
914 gdbarch = gdbarch_alloc (&info, tdep);
915 tdep->elf_flags = elf_flags;
916 tdep->isa = isa;
917 tdep->code_model = code_model;
918
919 /* Registers. */
920 set_gdbarch_num_regs (gdbarch, MSP430_NUM_REGS);
921 set_gdbarch_num_pseudo_regs (gdbarch, MSP430_NUM_PSEUDO_REGS);
922 set_gdbarch_register_name (gdbarch, msp430_register_name);
923 if (isa == MSP_ISA_MSP430)
924 set_gdbarch_register_type (gdbarch, msp430_register_type);
925 else
926 set_gdbarch_register_type (gdbarch, msp430x_register_type);
927 set_gdbarch_pc_regnum (gdbarch, MSP430_PC_REGNUM);
928 set_gdbarch_sp_regnum (gdbarch, MSP430_SP_REGNUM);
929 set_gdbarch_register_reggroup_p (gdbarch, msp430_register_reggroup_p);
930 set_gdbarch_pseudo_register_read (gdbarch, msp430_pseudo_register_read);
931 set_gdbarch_pseudo_register_write (gdbarch, msp430_pseudo_register_write);
932 set_gdbarch_dwarf2_reg_to_regnum (gdbarch, msp430_dwarf2_reg_to_regnum);
933 set_gdbarch_register_sim_regno (gdbarch, msp430_register_sim_regno);
934
935 /* Data types. */
936 set_gdbarch_char_signed (gdbarch, 0);
937 set_gdbarch_short_bit (gdbarch, 16);
938 set_gdbarch_int_bit (gdbarch, 16);
939 set_gdbarch_long_bit (gdbarch, 32);
940 set_gdbarch_long_long_bit (gdbarch, 64);
941 if (code_model == MSP_SMALL_CODE_MODEL)
942 {
943 set_gdbarch_ptr_bit (gdbarch, 16);
944 set_gdbarch_addr_bit (gdbarch, 16);
945 }
946 else /* MSP_LARGE_CODE_MODEL */
947 {
948 set_gdbarch_ptr_bit (gdbarch, 32);
949 set_gdbarch_addr_bit (gdbarch, 32);
950 }
951 set_gdbarch_dwarf2_addr_size (gdbarch, 4);
952 set_gdbarch_float_bit (gdbarch, 32);
953 set_gdbarch_float_format (gdbarch, floatformats_ieee_single);
954 set_gdbarch_double_bit (gdbarch, 64);
955 set_gdbarch_long_double_bit (gdbarch, 64);
956 set_gdbarch_double_format (gdbarch, floatformats_ieee_double);
957 set_gdbarch_long_double_format (gdbarch, floatformats_ieee_double);
958
959 /* Breakpoints. */
04180708
YQ
960 set_gdbarch_breakpoint_kind_from_pc (gdbarch,
961 msp430_breakpoint::kind_from_pc);
962 set_gdbarch_sw_breakpoint_from_kind (gdbarch,
963 msp430_breakpoint::bp_from_kind);
586cf749
KB
964 set_gdbarch_decr_pc_after_break (gdbarch, 1);
965
586cf749
KB
966 /* Frames, prologues, etc. */
967 set_gdbarch_inner_than (gdbarch, core_addr_lessthan);
968 set_gdbarch_skip_prologue (gdbarch, msp430_skip_prologue);
586cf749
KB
969 set_gdbarch_frame_align (gdbarch, msp430_frame_align);
970 dwarf2_append_unwinders (gdbarch);
971 frame_unwind_append_unwinder (gdbarch, &msp430_unwind);
972
973 /* Dummy frames, return values. */
586cf749
KB
974 set_gdbarch_push_dummy_call (gdbarch, msp430_push_dummy_call);
975 set_gdbarch_return_value (gdbarch, msp430_return_value);
976
977 /* Trampolines. */
978 set_gdbarch_in_solib_return_trampoline (gdbarch, msp430_in_return_stub);
979 set_gdbarch_skip_trampoline_code (gdbarch, msp430_skip_trampoline_code);
980
981 /* Virtual tables. */
982 set_gdbarch_vbit_in_delta (gdbarch, 0);
983
984 return gdbarch;
985}
986
586cf749
KB
987/* Register the initialization routine. */
988
6c265988 989void _initialize_msp430_tdep ();
586cf749 990void
6c265988 991_initialize_msp430_tdep ()
586cf749
KB
992{
993 register_gdbarch_init (bfd_arch_msp430, msp430_gdbarch_init);
994}
This page took 0.662657 seconds and 4 git commands to generate.