Commit | Line | Data |
---|---|---|
85a453d5 | 1 | /* Target-dependent code for Renesas Super-H, for GDB. |
9ab9195f EZ |
2 | Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, |
3 | 2003, 2004 Free Software Foundation, Inc. | |
c906108c | 4 | |
c5aa993b | 5 | This file is part of GDB. |
c906108c | 6 | |
c5aa993b JM |
7 | This program is free software; you can redistribute it and/or modify |
8 | it under the terms of the GNU General Public License as published by | |
9 | the Free Software Foundation; either version 2 of the License, or | |
10 | (at your option) any later version. | |
c906108c | 11 | |
c5aa993b JM |
12 | This program is distributed in the hope that it will be useful, |
13 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | GNU General Public License for more details. | |
c906108c | 16 | |
c5aa993b JM |
17 | You should have received a copy of the GNU General Public License |
18 | along with this program; if not, write to the Free Software | |
19 | Foundation, Inc., 59 Temple Place - Suite 330, | |
20 | Boston, MA 02111-1307, USA. */ | |
c906108c SS |
21 | |
22 | /* | |
c5aa993b JM |
23 | Contributed by Steve Chamberlain |
24 | sac@cygnus.com | |
c906108c SS |
25 | */ |
26 | ||
27 | #include "defs.h" | |
28 | #include "frame.h" | |
1c0159e0 CV |
29 | #include "frame-base.h" |
30 | #include "frame-unwind.h" | |
31 | #include "dwarf2-frame.h" | |
c906108c | 32 | #include "symtab.h" |
c906108c SS |
33 | #include "gdbtypes.h" |
34 | #include "gdbcmd.h" | |
35 | #include "gdbcore.h" | |
36 | #include "value.h" | |
37 | #include "dis-asm.h" | |
73c1f219 | 38 | #include "inferior.h" |
c906108c | 39 | #include "gdb_string.h" |
1c0159e0 | 40 | #include "gdb_assert.h" |
b4a20239 | 41 | #include "arch-utils.h" |
fb409745 | 42 | #include "floatformat.h" |
4e052eda | 43 | #include "regcache.h" |
d16aafd8 | 44 | #include "doublest.h" |
4be87837 | 45 | #include "osabi.h" |
c906108c | 46 | |
ab3b8126 JT |
47 | #include "sh-tdep.h" |
48 | ||
d658f924 | 49 | #include "elf-bfd.h" |
1a8629c7 MS |
50 | #include "solib-svr4.h" |
51 | ||
55ff77ac | 52 | /* sh flags */ |
283150cd EZ |
53 | #include "elf/sh.h" |
54 | /* registers numbers shared with the simulator */ | |
1c922164 | 55 | #include "gdb/sim-sh.h" |
283150cd | 56 | |
55ff77ac | 57 | static void (*sh_show_regs) (void); |
cc17453a | 58 | |
f2ea0907 | 59 | #define SH_NUM_REGS 59 |
88e04cc1 | 60 | |
1c0159e0 | 61 | struct sh_frame_cache |
cc17453a | 62 | { |
1c0159e0 CV |
63 | /* Base address. */ |
64 | CORE_ADDR base; | |
65 | LONGEST sp_offset; | |
66 | CORE_ADDR pc; | |
67 | ||
68 | /* Flag showing that a frame has been created in the prologue code. */ | |
69 | int uses_fp; | |
70 | ||
71 | /* Saved registers. */ | |
72 | CORE_ADDR saved_regs[SH_NUM_REGS]; | |
73 | CORE_ADDR saved_sp; | |
63978407 | 74 | }; |
c906108c | 75 | |
fa88f677 | 76 | static const char * |
cc17453a EZ |
77 | sh_sh_register_name (int reg_nr) |
78 | { | |
617daa0e CV |
79 | static char *register_names[] = { |
80 | "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
81 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", | |
82 | "pc", "pr", "gbr", "vbr", "mach", "macl", "sr", | |
83 | "", "", | |
84 | "", "", "", "", "", "", "", "", | |
85 | "", "", "", "", "", "", "", "", | |
86 | "", "", | |
87 | "", "", "", "", "", "", "", "", | |
88 | "", "", "", "", "", "", "", "", | |
cc17453a EZ |
89 | }; |
90 | if (reg_nr < 0) | |
91 | return NULL; | |
92 | if (reg_nr >= (sizeof (register_names) / sizeof (*register_names))) | |
93 | return NULL; | |
94 | return register_names[reg_nr]; | |
95 | } | |
96 | ||
fa88f677 | 97 | static const char * |
cc17453a EZ |
98 | sh_sh3_register_name (int reg_nr) |
99 | { | |
617daa0e CV |
100 | static char *register_names[] = { |
101 | "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
102 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", | |
103 | "pc", "pr", "gbr", "vbr", "mach", "macl", "sr", | |
104 | "", "", | |
105 | "", "", "", "", "", "", "", "", | |
106 | "", "", "", "", "", "", "", "", | |
107 | "ssr", "spc", | |
cc17453a EZ |
108 | "r0b0", "r1b0", "r2b0", "r3b0", "r4b0", "r5b0", "r6b0", "r7b0", |
109 | "r0b1", "r1b1", "r2b1", "r3b1", "r4b1", "r5b1", "r6b1", "r7b1" | |
110 | }; | |
111 | if (reg_nr < 0) | |
112 | return NULL; | |
113 | if (reg_nr >= (sizeof (register_names) / sizeof (*register_names))) | |
114 | return NULL; | |
115 | return register_names[reg_nr]; | |
116 | } | |
117 | ||
fa88f677 | 118 | static const char * |
cc17453a EZ |
119 | sh_sh3e_register_name (int reg_nr) |
120 | { | |
617daa0e CV |
121 | static char *register_names[] = { |
122 | "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
123 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", | |
124 | "pc", "pr", "gbr", "vbr", "mach", "macl", "sr", | |
cc17453a | 125 | "fpul", "fpscr", |
617daa0e CV |
126 | "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7", |
127 | "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15", | |
128 | "ssr", "spc", | |
cc17453a EZ |
129 | "r0b0", "r1b0", "r2b0", "r3b0", "r4b0", "r5b0", "r6b0", "r7b0", |
130 | "r0b1", "r1b1", "r2b1", "r3b1", "r4b1", "r5b1", "r6b1", "r7b1", | |
131 | }; | |
132 | if (reg_nr < 0) | |
133 | return NULL; | |
134 | if (reg_nr >= (sizeof (register_names) / sizeof (*register_names))) | |
135 | return NULL; | |
136 | return register_names[reg_nr]; | |
137 | } | |
138 | ||
2d188dd3 NC |
139 | static const char * |
140 | sh_sh2e_register_name (int reg_nr) | |
141 | { | |
617daa0e CV |
142 | static char *register_names[] = { |
143 | "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
144 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", | |
145 | "pc", "pr", "gbr", "vbr", "mach", "macl", "sr", | |
2d188dd3 | 146 | "fpul", "fpscr", |
617daa0e CV |
147 | "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7", |
148 | "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15", | |
149 | "", "", | |
2d188dd3 NC |
150 | "", "", "", "", "", "", "", "", |
151 | "", "", "", "", "", "", "", "", | |
152 | }; | |
153 | if (reg_nr < 0) | |
154 | return NULL; | |
155 | if (reg_nr >= (sizeof (register_names) / sizeof (*register_names))) | |
156 | return NULL; | |
157 | return register_names[reg_nr]; | |
158 | } | |
159 | ||
fa88f677 | 160 | static const char * |
cc17453a EZ |
161 | sh_sh_dsp_register_name (int reg_nr) |
162 | { | |
617daa0e CV |
163 | static char *register_names[] = { |
164 | "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
165 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", | |
166 | "pc", "pr", "gbr", "vbr", "mach", "macl", "sr", | |
167 | "", "dsr", | |
168 | "a0g", "a0", "a1g", "a1", "m0", "m1", "x0", "x1", | |
169 | "y0", "y1", "", "", "", "", "", "mod", | |
170 | "", "", | |
171 | "rs", "re", "", "", "", "", "", "", | |
172 | "", "", "", "", "", "", "", "", | |
cc17453a EZ |
173 | }; |
174 | if (reg_nr < 0) | |
175 | return NULL; | |
176 | if (reg_nr >= (sizeof (register_names) / sizeof (*register_names))) | |
177 | return NULL; | |
178 | return register_names[reg_nr]; | |
179 | } | |
180 | ||
fa88f677 | 181 | static const char * |
cc17453a EZ |
182 | sh_sh3_dsp_register_name (int reg_nr) |
183 | { | |
617daa0e CV |
184 | static char *register_names[] = { |
185 | "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
186 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", | |
187 | "pc", "pr", "gbr", "vbr", "mach", "macl", "sr", | |
188 | "", "dsr", | |
189 | "a0g", "a0", "a1g", "a1", "m0", "m1", "x0", "x1", | |
190 | "y0", "y1", "", "", "", "", "", "mod", | |
191 | "ssr", "spc", | |
192 | "rs", "re", "", "", "", "", "", "", | |
026a72f8 CV |
193 | "r0b", "r1b", "r2b", "r3b", "r4b", "r5b", "r6b", "r7b", |
194 | "", "", "", "", "", "", "", "", | |
cc17453a EZ |
195 | }; |
196 | if (reg_nr < 0) | |
197 | return NULL; | |
198 | if (reg_nr >= (sizeof (register_names) / sizeof (*register_names))) | |
199 | return NULL; | |
200 | return register_names[reg_nr]; | |
201 | } | |
202 | ||
fa88f677 | 203 | static const char * |
53116e27 EZ |
204 | sh_sh4_register_name (int reg_nr) |
205 | { | |
617daa0e | 206 | static char *register_names[] = { |
a38d2a54 | 207 | /* general registers 0-15 */ |
617daa0e CV |
208 | "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", |
209 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", | |
a38d2a54 | 210 | /* 16 - 22 */ |
617daa0e | 211 | "pc", "pr", "gbr", "vbr", "mach", "macl", "sr", |
a38d2a54 | 212 | /* 23, 24 */ |
53116e27 | 213 | "fpul", "fpscr", |
a38d2a54 | 214 | /* floating point registers 25 - 40 */ |
617daa0e CV |
215 | "fr0", "fr1", "fr2", "fr3", "fr4", "fr5", "fr6", "fr7", |
216 | "fr8", "fr9", "fr10", "fr11", "fr12", "fr13", "fr14", "fr15", | |
a38d2a54 | 217 | /* 41, 42 */ |
617daa0e | 218 | "ssr", "spc", |
a38d2a54 | 219 | /* bank 0 43 - 50 */ |
53116e27 | 220 | "r0b0", "r1b0", "r2b0", "r3b0", "r4b0", "r5b0", "r6b0", "r7b0", |
a38d2a54 | 221 | /* bank 1 51 - 58 */ |
53116e27 | 222 | "r0b1", "r1b1", "r2b1", "r3b1", "r4b1", "r5b1", "r6b1", "r7b1", |
a38d2a54 | 223 | /* double precision (pseudo) 59 - 66 */ |
617daa0e | 224 | "dr0", "dr2", "dr4", "dr6", "dr8", "dr10", "dr12", "dr14", |
a38d2a54 | 225 | /* vectors (pseudo) 67 - 70 */ |
617daa0e | 226 | "fv0", "fv4", "fv8", "fv12", |
a38d2a54 EZ |
227 | /* FIXME: missing XF 71 - 86 */ |
228 | /* FIXME: missing XD 87 - 94 */ | |
53116e27 EZ |
229 | }; |
230 | if (reg_nr < 0) | |
231 | return NULL; | |
232 | if (reg_nr >= (sizeof (register_names) / sizeof (*register_names))) | |
233 | return NULL; | |
234 | return register_names[reg_nr]; | |
235 | } | |
236 | ||
474e5826 CV |
237 | static const char * |
238 | sh_sh4_nofpu_register_name (int reg_nr) | |
239 | { | |
240 | static char *register_names[] = { | |
241 | /* general registers 0-15 */ | |
242 | "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
243 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", | |
244 | /* 16 - 22 */ | |
245 | "pc", "pr", "gbr", "vbr", "mach", "macl", "sr", | |
246 | /* 23, 24 */ | |
247 | "", "", | |
248 | /* floating point registers 25 - 40 -- not for nofpu target */ | |
249 | "", "", "", "", "", "", "", "", | |
250 | "", "", "", "", "", "", "", "", | |
251 | /* 41, 42 */ | |
252 | "ssr", "spc", | |
253 | /* bank 0 43 - 50 */ | |
254 | "r0b0", "r1b0", "r2b0", "r3b0", "r4b0", "r5b0", "r6b0", "r7b0", | |
255 | /* bank 1 51 - 58 */ | |
256 | "r0b1", "r1b1", "r2b1", "r3b1", "r4b1", "r5b1", "r6b1", "r7b1", | |
257 | /* double precision (pseudo) 59 - 66 -- not for nofpu target */ | |
258 | "", "", "", "", "", "", "", "", | |
259 | /* vectors (pseudo) 67 - 70 -- not for nofpu target */ | |
260 | "", "", "", "", | |
261 | }; | |
262 | if (reg_nr < 0) | |
263 | return NULL; | |
264 | if (reg_nr >= (sizeof (register_names) / sizeof (*register_names))) | |
265 | return NULL; | |
266 | return register_names[reg_nr]; | |
267 | } | |
268 | ||
269 | static const char * | |
270 | sh_sh4al_dsp_register_name (int reg_nr) | |
271 | { | |
272 | static char *register_names[] = { | |
273 | "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
274 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", | |
275 | "pc", "pr", "gbr", "vbr", "mach", "macl", "sr", | |
276 | "", "dsr", | |
277 | "a0g", "a0", "a1g", "a1", "m0", "m1", "x0", "x1", | |
278 | "y0", "y1", "", "", "", "", "", "mod", | |
279 | "ssr", "spc", | |
280 | "rs", "re", "", "", "", "", "", "", | |
026a72f8 CV |
281 | "r0b", "r1b", "r2b", "r3b", "r4b", "r5b", "r6b", "r7b", |
282 | "", "", "", "", "", "", "", "", | |
474e5826 CV |
283 | }; |
284 | if (reg_nr < 0) | |
285 | return NULL; | |
286 | if (reg_nr >= (sizeof (register_names) / sizeof (*register_names))) | |
287 | return NULL; | |
288 | return register_names[reg_nr]; | |
289 | } | |
290 | ||
3117ed25 | 291 | static const unsigned char * |
fba45db2 | 292 | sh_breakpoint_from_pc (CORE_ADDR *pcptr, int *lenptr) |
cc17453a EZ |
293 | { |
294 | /* 0xc3c3 is trapa #c3, and it works in big and little endian modes */ | |
617daa0e CV |
295 | static unsigned char breakpoint[] = { 0xc3, 0xc3 }; |
296 | ||
cc17453a EZ |
297 | *lenptr = sizeof (breakpoint); |
298 | return breakpoint; | |
299 | } | |
c906108c SS |
300 | |
301 | /* Prologue looks like | |
1c0159e0 CV |
302 | mov.l r14,@-r15 |
303 | sts.l pr,@-r15 | |
304 | mov.l <regs>,@-r15 | |
305 | sub <room_for_loca_vars>,r15 | |
306 | mov r15,r14 | |
8db62801 | 307 | |
1c0159e0 | 308 | Actually it can be more complicated than this but that's it, basically. |
c5aa993b | 309 | */ |
c906108c | 310 | |
1c0159e0 CV |
311 | #define GET_SOURCE_REG(x) (((x) >> 4) & 0xf) |
312 | #define GET_TARGET_REG(x) (((x) >> 8) & 0xf) | |
313 | ||
8db62801 EZ |
314 | /* STS.L PR,@-r15 0100111100100010 |
315 | r15-4-->r15, PR-->(r15) */ | |
c906108c | 316 | #define IS_STS(x) ((x) == 0x4f22) |
8db62801 EZ |
317 | |
318 | /* MOV.L Rm,@-r15 00101111mmmm0110 | |
319 | r15-4-->r15, Rm-->(R15) */ | |
c906108c | 320 | #define IS_PUSH(x) (((x) & 0xff0f) == 0x2f06) |
8db62801 | 321 | |
8db62801 EZ |
322 | /* MOV r15,r14 0110111011110011 |
323 | r15-->r14 */ | |
c906108c | 324 | #define IS_MOV_SP_FP(x) ((x) == 0x6ef3) |
8db62801 EZ |
325 | |
326 | /* ADD #imm,r15 01111111iiiiiiii | |
327 | r15+imm-->r15 */ | |
1c0159e0 | 328 | #define IS_ADD_IMM_SP(x) (((x) & 0xff00) == 0x7f00) |
8db62801 | 329 | |
c906108c SS |
330 | #define IS_MOV_R3(x) (((x) & 0xff00) == 0x1a00) |
331 | #define IS_SHLL_R3(x) ((x) == 0x4300) | |
8db62801 EZ |
332 | |
333 | /* ADD r3,r15 0011111100111100 | |
334 | r15+r3-->r15 */ | |
c906108c | 335 | #define IS_ADD_R3SP(x) ((x) == 0x3f3c) |
8db62801 EZ |
336 | |
337 | /* FMOV.S FRm,@-Rn Rn-4-->Rn, FRm-->(Rn) 1111nnnnmmmm1011 | |
8db62801 | 338 | FMOV DRm,@-Rn Rn-8-->Rn, DRm-->(Rn) 1111nnnnmmm01011 |
8db62801 | 339 | FMOV XDm,@-Rn Rn-8-->Rn, XDm-->(Rn) 1111nnnnmmm11011 */ |
f2ea0907 CV |
340 | /* CV, 2003-08-28: Only suitable with Rn == SP, therefore name changed to |
341 | make this entirely clear. */ | |
1c0159e0 CV |
342 | /* #define IS_FMOV(x) (((x) & 0xf00f) == 0xf00b) */ |
343 | #define IS_FPUSH(x) (((x) & 0xff0f) == 0xff0b) | |
344 | ||
345 | /* MOV Rm,Rn Rm-->Rn 0110nnnnmmmm0011 4 <= m <= 7 */ | |
346 | #define IS_MOV_ARG_TO_REG(x) \ | |
347 | (((x) & 0xf00f) == 0x6003 && \ | |
348 | ((x) & 0x00f0) >= 0x0040 && \ | |
349 | ((x) & 0x00f0) <= 0x0070) | |
350 | /* MOV.L Rm,@Rn 0010nnnnmmmm0010 n = 14, 4 <= m <= 7 */ | |
351 | #define IS_MOV_ARG_TO_IND_R14(x) \ | |
352 | (((x) & 0xff0f) == 0x2e02 && \ | |
353 | ((x) & 0x00f0) >= 0x0040 && \ | |
354 | ((x) & 0x00f0) <= 0x0070) | |
355 | /* MOV.L Rm,@(disp*4,Rn) 00011110mmmmdddd n = 14, 4 <= m <= 7 */ | |
356 | #define IS_MOV_ARG_TO_IND_R14_WITH_DISP(x) \ | |
357 | (((x) & 0xff00) == 0x1e00 && \ | |
358 | ((x) & 0x00f0) >= 0x0040 && \ | |
359 | ((x) & 0x00f0) <= 0x0070) | |
360 | ||
361 | /* MOV.W @(disp*2,PC),Rn 1001nnnndddddddd */ | |
362 | #define IS_MOVW_PCREL_TO_REG(x) (((x) & 0xf000) == 0x9000) | |
363 | /* MOV.L @(disp*4,PC),Rn 1101nnnndddddddd */ | |
364 | #define IS_MOVL_PCREL_TO_REG(x) (((x) & 0xf000) == 0xd000) | |
365 | /* SUB Rn,R15 00111111nnnn1000 */ | |
366 | #define IS_SUB_REG_FROM_SP(x) (((x) & 0xff0f) == 0x3f08) | |
8db62801 | 367 | |
1c0159e0 | 368 | #define FPSCR_SZ (1 << 20) |
cc17453a | 369 | |
1c0159e0 CV |
370 | /* The following instructions are used for epilogue testing. */ |
371 | #define IS_RESTORE_FP(x) ((x) == 0x6ef6) | |
372 | #define IS_RTS(x) ((x) == 0x000b) | |
373 | #define IS_LDS(x) ((x) == 0x4f26) | |
374 | #define IS_MOV_FP_SP(x) ((x) == 0x6fe3) | |
375 | #define IS_ADD_REG_TO_FP(x) (((x) & 0xff0f) == 0x3e0c) | |
376 | #define IS_ADD_IMM_FP(x) (((x) & 0xff00) == 0x7e00) | |
cc17453a | 377 | |
cc17453a EZ |
378 | /* Disassemble an instruction. */ |
379 | static int | |
617daa0e | 380 | gdb_print_insn_sh (bfd_vma memaddr, disassemble_info * info) |
c906108c | 381 | { |
1c509ca8 JR |
382 | info->endian = TARGET_BYTE_ORDER; |
383 | return print_insn_sh (memaddr, info); | |
283150cd EZ |
384 | } |
385 | ||
cc17453a | 386 | static CORE_ADDR |
1c0159e0 CV |
387 | sh_analyze_prologue (CORE_ADDR pc, CORE_ADDR current_pc, |
388 | struct sh_frame_cache *cache) | |
617daa0e | 389 | { |
1c0159e0 CV |
390 | ULONGEST inst; |
391 | CORE_ADDR opc; | |
392 | int offset; | |
393 | int sav_offset = 0; | |
c906108c | 394 | int r3_val = 0; |
1c0159e0 | 395 | int reg, sav_reg = -1; |
cc17453a | 396 | |
1c0159e0 CV |
397 | if (pc >= current_pc) |
398 | return current_pc; | |
cc17453a | 399 | |
1c0159e0 | 400 | cache->uses_fp = 0; |
cc17453a EZ |
401 | for (opc = pc + (2 * 28); pc < opc; pc += 2) |
402 | { | |
1c0159e0 | 403 | inst = read_memory_unsigned_integer (pc, 2); |
cc17453a | 404 | /* See where the registers will be saved to */ |
f2ea0907 | 405 | if (IS_PUSH (inst)) |
cc17453a | 406 | { |
1c0159e0 CV |
407 | cache->saved_regs[GET_SOURCE_REG (inst)] = cache->sp_offset; |
408 | cache->sp_offset += 4; | |
cc17453a | 409 | } |
f2ea0907 | 410 | else if (IS_STS (inst)) |
cc17453a | 411 | { |
1c0159e0 CV |
412 | cache->saved_regs[PR_REGNUM] = cache->sp_offset; |
413 | cache->sp_offset += 4; | |
cc17453a | 414 | } |
f2ea0907 | 415 | else if (IS_MOV_R3 (inst)) |
cc17453a | 416 | { |
f2ea0907 | 417 | r3_val = ((inst & 0xff) ^ 0x80) - 0x80; |
cc17453a | 418 | } |
f2ea0907 | 419 | else if (IS_SHLL_R3 (inst)) |
cc17453a EZ |
420 | { |
421 | r3_val <<= 1; | |
422 | } | |
f2ea0907 | 423 | else if (IS_ADD_R3SP (inst)) |
cc17453a | 424 | { |
1c0159e0 | 425 | cache->sp_offset += -r3_val; |
cc17453a | 426 | } |
f2ea0907 | 427 | else if (IS_ADD_IMM_SP (inst)) |
cc17453a | 428 | { |
1c0159e0 CV |
429 | offset = ((inst & 0xff) ^ 0x80) - 0x80; |
430 | cache->sp_offset -= offset; | |
c906108c | 431 | } |
1c0159e0 | 432 | else if (IS_MOVW_PCREL_TO_REG (inst)) |
617daa0e | 433 | { |
1c0159e0 CV |
434 | if (sav_reg < 0) |
435 | { | |
436 | reg = GET_TARGET_REG (inst); | |
437 | if (reg < 14) | |
438 | { | |
439 | sav_reg = reg; | |
440 | offset = (((inst & 0xff) ^ 0x80) - 0x80) << 1; | |
441 | sav_offset = | |
617daa0e | 442 | read_memory_integer (((pc + 4) & ~3) + offset, 2); |
1c0159e0 CV |
443 | } |
444 | } | |
c906108c | 445 | } |
1c0159e0 | 446 | else if (IS_MOVL_PCREL_TO_REG (inst)) |
617daa0e | 447 | { |
1c0159e0 CV |
448 | if (sav_reg < 0) |
449 | { | |
450 | reg = (inst & 0x0f00) >> 8; | |
451 | if (reg < 14) | |
452 | { | |
453 | sav_reg = reg; | |
454 | offset = (((inst & 0xff) ^ 0x80) - 0x80) << 1; | |
455 | sav_offset = | |
617daa0e | 456 | read_memory_integer (((pc + 4) & ~3) + offset, 4); |
1c0159e0 CV |
457 | } |
458 | } | |
c906108c | 459 | } |
1c0159e0 | 460 | else if (IS_SUB_REG_FROM_SP (inst)) |
617daa0e | 461 | { |
1c0159e0 CV |
462 | reg = GET_SOURCE_REG (inst); |
463 | if (sav_reg > 0 && reg == sav_reg) | |
464 | { | |
465 | sav_reg = -1; | |
466 | } | |
467 | cache->sp_offset += sav_offset; | |
c906108c | 468 | } |
f2ea0907 | 469 | else if (IS_FPUSH (inst)) |
c906108c | 470 | { |
f2ea0907 | 471 | if (read_register (FPSCR_REGNUM) & FPSCR_SZ) |
c906108c | 472 | { |
1c0159e0 | 473 | cache->sp_offset += 8; |
c906108c SS |
474 | } |
475 | else | |
476 | { | |
1c0159e0 | 477 | cache->sp_offset += 4; |
c906108c SS |
478 | } |
479 | } | |
f2ea0907 | 480 | else if (IS_MOV_SP_FP (inst)) |
617daa0e | 481 | { |
1c0159e0 CV |
482 | if (!cache->uses_fp) |
483 | cache->uses_fp = 1; | |
484 | /* At this point, only allow argument register moves to other | |
485 | registers or argument register moves to @(X,fp) which are | |
486 | moving the register arguments onto the stack area allocated | |
487 | by a former add somenumber to SP call. Don't allow moving | |
488 | to an fp indirect address above fp + cache->sp_offset. */ | |
489 | pc += 2; | |
490 | for (opc = pc + 12; pc < opc; pc += 2) | |
491 | { | |
492 | inst = read_memory_integer (pc, 2); | |
493 | if (IS_MOV_ARG_TO_IND_R14 (inst)) | |
617daa0e | 494 | { |
1c0159e0 CV |
495 | reg = GET_SOURCE_REG (inst); |
496 | if (cache->sp_offset > 0) | |
617daa0e | 497 | cache->saved_regs[reg] = cache->sp_offset; |
1c0159e0 CV |
498 | } |
499 | else if (IS_MOV_ARG_TO_IND_R14_WITH_DISP (inst)) | |
617daa0e | 500 | { |
1c0159e0 CV |
501 | reg = GET_SOURCE_REG (inst); |
502 | offset = (inst & 0xf) * 4; | |
503 | if (cache->sp_offset > offset) | |
504 | cache->saved_regs[reg] = cache->sp_offset - offset; | |
505 | } | |
506 | else if (IS_MOV_ARG_TO_REG (inst)) | |
617daa0e | 507 | continue; |
1c0159e0 CV |
508 | else |
509 | break; | |
510 | } | |
511 | break; | |
512 | } | |
617daa0e CV |
513 | #if 0 /* This used to just stop when it found an instruction that |
514 | was not considered part of the prologue. Now, we just | |
515 | keep going looking for likely instructions. */ | |
c906108c SS |
516 | else |
517 | break; | |
2bfa91ee | 518 | #endif |
c906108c SS |
519 | } |
520 | ||
1c0159e0 CV |
521 | return pc; |
522 | } | |
c906108c | 523 | |
1c0159e0 | 524 | /* Skip any prologue before the guts of a function */ |
c906108c | 525 | |
1c0159e0 CV |
526 | /* Skip the prologue using the debug information. If this fails we'll |
527 | fall back on the 'guess' method below. */ | |
528 | static CORE_ADDR | |
529 | after_prologue (CORE_ADDR pc) | |
530 | { | |
531 | struct symtab_and_line sal; | |
532 | CORE_ADDR func_addr, func_end; | |
c906108c | 533 | |
1c0159e0 CV |
534 | /* If we can not find the symbol in the partial symbol table, then |
535 | there is no hope we can determine the function's start address | |
536 | with this code. */ | |
537 | if (!find_pc_partial_function (pc, NULL, &func_addr, &func_end)) | |
538 | return 0; | |
c906108c | 539 | |
1c0159e0 CV |
540 | /* Get the line associated with FUNC_ADDR. */ |
541 | sal = find_pc_line (func_addr, 0); | |
542 | ||
543 | /* There are only two cases to consider. First, the end of the source line | |
544 | is within the function bounds. In that case we return the end of the | |
545 | source line. Second is the end of the source line extends beyond the | |
546 | bounds of the current function. We need to use the slow code to | |
547 | examine instructions in that case. */ | |
548 | if (sal.end < func_end) | |
549 | return sal.end; | |
550 | else | |
551 | return 0; | |
c906108c SS |
552 | } |
553 | ||
1c0159e0 CV |
554 | static CORE_ADDR |
555 | sh_skip_prologue (CORE_ADDR start_pc) | |
c906108c | 556 | { |
1c0159e0 CV |
557 | CORE_ADDR pc; |
558 | struct sh_frame_cache cache; | |
559 | ||
560 | /* See if we can determine the end of the prologue via the symbol table. | |
561 | If so, then return either PC, or the PC after the prologue, whichever | |
562 | is greater. */ | |
563 | pc = after_prologue (start_pc); | |
cc17453a | 564 | |
1c0159e0 CV |
565 | /* If after_prologue returned a useful address, then use it. Else |
566 | fall back on the instruction skipping code. */ | |
567 | if (pc) | |
568 | return max (pc, start_pc); | |
c906108c | 569 | |
1c0159e0 CV |
570 | cache.sp_offset = -4; |
571 | pc = sh_analyze_prologue (start_pc, (CORE_ADDR) -1, &cache); | |
572 | if (!cache.uses_fp) | |
573 | return start_pc; | |
c906108c | 574 | |
1c0159e0 CV |
575 | return pc; |
576 | } | |
577 | ||
2e952408 | 578 | /* The ABI says: |
9a5cef92 EZ |
579 | |
580 | Aggregate types not bigger than 8 bytes that have the same size and | |
581 | alignment as one of the integer scalar types are returned in the | |
582 | same registers as the integer type they match. | |
583 | ||
584 | For example, a 2-byte aligned structure with size 2 bytes has the | |
585 | same size and alignment as a short int, and will be returned in R0. | |
586 | A 4-byte aligned structure with size 8 bytes has the same size and | |
587 | alignment as a long long int, and will be returned in R0 and R1. | |
588 | ||
589 | When an aggregate type is returned in R0 and R1, R0 contains the | |
590 | first four bytes of the aggregate, and R1 contains the | |
591 | remainder. If the size of the aggregate type is not a multiple of 4 | |
592 | bytes, the aggregate is tail-padded up to a multiple of 4 | |
593 | bytes. The value of the padding is undefined. For little-endian | |
594 | targets the padding will appear at the most significant end of the | |
595 | last element, for big-endian targets the padding appears at the | |
596 | least significant end of the last element. | |
597 | ||
598 | All other aggregate types are returned by address. The caller | |
599 | function passes the address of an area large enough to hold the | |
600 | aggregate value in R2. The called function stores the result in | |
7fe958be | 601 | this location. |
9a5cef92 EZ |
602 | |
603 | To reiterate, structs smaller than 8 bytes could also be returned | |
604 | in memory, if they don't pass the "same size and alignment as an | |
605 | integer type" rule. | |
606 | ||
607 | For example, in | |
608 | ||
609 | struct s { char c[3]; } wibble; | |
610 | struct s foo(void) { return wibble; } | |
611 | ||
612 | the return value from foo() will be in memory, not | |
613 | in R0, because there is no 3-byte integer type. | |
614 | ||
7fe958be EZ |
615 | Similarly, in |
616 | ||
617 | struct s { char c[2]; } wibble; | |
618 | struct s foo(void) { return wibble; } | |
619 | ||
620 | because a struct containing two chars has alignment 1, that matches | |
621 | type char, but size 2, that matches type short. There's no integer | |
622 | type that has alignment 1 and size 2, so the struct is returned in | |
623 | memory. | |
624 | ||
9a5cef92 EZ |
625 | */ |
626 | ||
1c0159e0 CV |
627 | static int |
628 | sh_use_struct_convention (int gcc_p, struct type *type) | |
629 | { | |
630 | int len = TYPE_LENGTH (type); | |
631 | int nelem = TYPE_NFIELDS (type); | |
3f997a97 CV |
632 | |
633 | /* Non-power of 2 length types and types bigger than 8 bytes (which don't | |
634 | fit in two registers anyway) use struct convention. */ | |
635 | if (len != 1 && len != 2 && len != 4 && len != 8) | |
636 | return 1; | |
637 | ||
638 | /* Scalar types and aggregate types with exactly one field are aligned | |
639 | by definition. They are returned in registers. */ | |
640 | if (nelem <= 1) | |
641 | return 0; | |
642 | ||
643 | /* If the first field in the aggregate has the same length as the entire | |
644 | aggregate type, the type is returned in registers. */ | |
645 | if (TYPE_LENGTH (TYPE_FIELD_TYPE (type, 0)) == len) | |
646 | return 0; | |
647 | ||
648 | /* If the size of the aggregate is 8 bytes and the first field is | |
649 | of size 4 bytes its alignment is equal to long long's alignment, | |
650 | so it's returned in registers. */ | |
651 | if (len == 8 && TYPE_LENGTH (TYPE_FIELD_TYPE (type, 0)) == 4) | |
652 | return 0; | |
653 | ||
654 | /* Otherwise use struct convention. */ | |
655 | return 1; | |
283150cd EZ |
656 | } |
657 | ||
cc17453a EZ |
658 | /* Extract from an array REGBUF containing the (raw) register state |
659 | the address in which a function should return its structure value, | |
660 | as a CORE_ADDR (or an expression that can be used as one). */ | |
b3df3fff | 661 | static CORE_ADDR |
48db5a3c | 662 | sh_extract_struct_value_address (struct regcache *regcache) |
cc17453a | 663 | { |
48db5a3c | 664 | ULONGEST addr; |
1c0159e0 | 665 | |
48db5a3c CV |
666 | regcache_cooked_read_unsigned (regcache, STRUCT_RETURN_REGNUM, &addr); |
667 | return addr; | |
cc17453a EZ |
668 | } |
669 | ||
19f59343 MS |
670 | static CORE_ADDR |
671 | sh_frame_align (struct gdbarch *ignore, CORE_ADDR sp) | |
672 | { | |
673 | return sp & ~3; | |
674 | } | |
675 | ||
55ff77ac | 676 | /* Function: push_dummy_call (formerly push_arguments) |
c906108c SS |
677 | Setup the function arguments for calling a function in the inferior. |
678 | ||
85a453d5 | 679 | On the Renesas SH architecture, there are four registers (R4 to R7) |
c906108c SS |
680 | which are dedicated for passing function arguments. Up to the first |
681 | four arguments (depending on size) may go into these registers. | |
682 | The rest go on the stack. | |
683 | ||
6df2bf50 MS |
684 | MVS: Except on SH variants that have floating point registers. |
685 | In that case, float and double arguments are passed in the same | |
686 | manner, but using FP registers instead of GP registers. | |
687 | ||
c906108c SS |
688 | Arguments that are smaller than 4 bytes will still take up a whole |
689 | register or a whole 32-bit word on the stack, and will be | |
690 | right-justified in the register or the stack word. This includes | |
691 | chars, shorts, and small aggregate types. | |
692 | ||
693 | Arguments that are larger than 4 bytes may be split between two or | |
694 | more registers. If there are not enough registers free, an argument | |
695 | may be passed partly in a register (or registers), and partly on the | |
696 | stack. This includes doubles, long longs, and larger aggregates. | |
697 | As far as I know, there is no upper limit to the size of aggregates | |
698 | that will be passed in this way; in other words, the convention of | |
699 | passing a pointer to a large aggregate instead of a copy is not used. | |
700 | ||
6df2bf50 | 701 | MVS: The above appears to be true for the SH variants that do not |
55ff77ac | 702 | have an FPU, however those that have an FPU appear to copy the |
6df2bf50 MS |
703 | aggregate argument onto the stack (and not place it in registers) |
704 | if it is larger than 16 bytes (four GP registers). | |
705 | ||
c906108c SS |
706 | An exceptional case exists for struct arguments (and possibly other |
707 | aggregates such as arrays) if the size is larger than 4 bytes but | |
708 | not a multiple of 4 bytes. In this case the argument is never split | |
709 | between the registers and the stack, but instead is copied in its | |
710 | entirety onto the stack, AND also copied into as many registers as | |
711 | there is room for. In other words, space in registers permitting, | |
712 | two copies of the same argument are passed in. As far as I can tell, | |
713 | only the one on the stack is used, although that may be a function | |
714 | of the level of compiler optimization. I suspect this is a compiler | |
715 | bug. Arguments of these odd sizes are left-justified within the | |
716 | word (as opposed to arguments smaller than 4 bytes, which are | |
717 | right-justified). | |
c5aa993b | 718 | |
c906108c SS |
719 | If the function is to return an aggregate type such as a struct, it |
720 | is either returned in the normal return value register R0 (if its | |
721 | size is no greater than one byte), or else the caller must allocate | |
722 | space into which the callee will copy the return value (if the size | |
723 | is greater than one byte). In this case, a pointer to the return | |
724 | value location is passed into the callee in register R2, which does | |
725 | not displace any of the other arguments passed in via registers R4 | |
726 | to R7. */ | |
727 | ||
e5e33cd9 CV |
728 | /* Helper function to justify value in register according to endianess. */ |
729 | static char * | |
730 | sh_justify_value_in_reg (struct value *val, int len) | |
731 | { | |
732 | static char valbuf[4]; | |
733 | ||
617daa0e | 734 | memset (valbuf, 0, sizeof (valbuf)); |
e5e33cd9 CV |
735 | if (len < 4) |
736 | { | |
737 | /* value gets right-justified in the register or stack word */ | |
738 | if (TARGET_BYTE_ORDER == BFD_ENDIAN_BIG) | |
739 | memcpy (valbuf + (4 - len), (char *) VALUE_CONTENTS (val), len); | |
740 | else | |
741 | memcpy (valbuf, (char *) VALUE_CONTENTS (val), len); | |
742 | return valbuf; | |
743 | } | |
744 | return (char *) VALUE_CONTENTS (val); | |
617daa0e | 745 | } |
e5e33cd9 CV |
746 | |
747 | /* Helper function to eval number of bytes to allocate on stack. */ | |
748 | static CORE_ADDR | |
749 | sh_stack_allocsize (int nargs, struct value **args) | |
750 | { | |
751 | int stack_alloc = 0; | |
752 | while (nargs-- > 0) | |
753 | stack_alloc += ((TYPE_LENGTH (VALUE_TYPE (args[nargs])) + 3) & ~3); | |
754 | return stack_alloc; | |
755 | } | |
756 | ||
757 | /* Helper functions for getting the float arguments right. Registers usage | |
758 | depends on the ABI and the endianess. The comments should enlighten how | |
759 | it's intended to work. */ | |
760 | ||
761 | /* This array stores which of the float arg registers are already in use. */ | |
762 | static int flt_argreg_array[FLOAT_ARGLAST_REGNUM - FLOAT_ARG0_REGNUM + 1]; | |
763 | ||
764 | /* This function just resets the above array to "no reg used so far". */ | |
765 | static void | |
766 | sh_init_flt_argreg (void) | |
767 | { | |
768 | memset (flt_argreg_array, 0, sizeof flt_argreg_array); | |
769 | } | |
770 | ||
771 | /* This function returns the next register to use for float arg passing. | |
772 | It returns either a valid value between FLOAT_ARG0_REGNUM and | |
773 | FLOAT_ARGLAST_REGNUM if a register is available, otherwise it returns | |
774 | FLOAT_ARGLAST_REGNUM + 1 to indicate that no register is available. | |
775 | ||
776 | Note that register number 0 in flt_argreg_array corresponds with the | |
777 | real float register fr4. In contrast to FLOAT_ARG0_REGNUM (value is | |
778 | 29) the parity of the register number is preserved, which is important | |
779 | for the double register passing test (see the "argreg & 1" test below). */ | |
780 | static int | |
781 | sh_next_flt_argreg (int len) | |
782 | { | |
783 | int argreg; | |
784 | ||
785 | /* First search for the next free register. */ | |
617daa0e CV |
786 | for (argreg = 0; argreg <= FLOAT_ARGLAST_REGNUM - FLOAT_ARG0_REGNUM; |
787 | ++argreg) | |
e5e33cd9 CV |
788 | if (!flt_argreg_array[argreg]) |
789 | break; | |
790 | ||
791 | /* No register left? */ | |
792 | if (argreg > FLOAT_ARGLAST_REGNUM - FLOAT_ARG0_REGNUM) | |
793 | return FLOAT_ARGLAST_REGNUM + 1; | |
794 | ||
795 | if (len == 8) | |
796 | { | |
797 | /* Doubles are always starting in a even register number. */ | |
798 | if (argreg & 1) | |
617daa0e | 799 | { |
e5e33cd9 CV |
800 | flt_argreg_array[argreg] = 1; |
801 | ||
802 | ++argreg; | |
803 | ||
617daa0e | 804 | /* No register left? */ |
e5e33cd9 CV |
805 | if (argreg > FLOAT_ARGLAST_REGNUM - FLOAT_ARG0_REGNUM) |
806 | return FLOAT_ARGLAST_REGNUM + 1; | |
807 | } | |
808 | /* Also mark the next register as used. */ | |
809 | flt_argreg_array[argreg + 1] = 1; | |
810 | } | |
811 | else if (TARGET_BYTE_ORDER == BFD_ENDIAN_LITTLE) | |
812 | { | |
813 | /* In little endian, gcc passes floats like this: f5, f4, f7, f6, ... */ | |
814 | if (!flt_argreg_array[argreg + 1]) | |
815 | ++argreg; | |
816 | } | |
817 | flt_argreg_array[argreg] = 1; | |
818 | return FLOAT_ARG0_REGNUM + argreg; | |
819 | } | |
820 | ||
afce3d2a CV |
821 | /* Helper function which figures out, if a type is treated like a float type. |
822 | ||
2e952408 | 823 | The FPU ABIs have a special way how to treat types as float types. |
afce3d2a CV |
824 | Structures with exactly one member, which is of type float or double, are |
825 | treated exactly as the base types float or double: | |
826 | ||
827 | struct sf { | |
828 | float f; | |
829 | }; | |
830 | ||
831 | struct sd { | |
832 | double d; | |
833 | }; | |
834 | ||
835 | are handled the same way as just | |
836 | ||
837 | float f; | |
838 | ||
839 | double d; | |
840 | ||
841 | As a result, arguments of these struct types are pushed into floating point | |
842 | registers exactly as floats or doubles, using the same decision algorithm. | |
843 | ||
844 | The same is valid if these types are used as function return types. The | |
845 | above structs are returned in fr0 resp. fr0,fr1 instead of in r0, r0,r1 | |
846 | or even using struct convention as it is for other structs. */ | |
847 | ||
848 | static int | |
849 | sh_treat_as_flt_p (struct type *type) | |
850 | { | |
851 | int len = TYPE_LENGTH (type); | |
852 | ||
853 | /* Ordinary float types are obviously treated as float. */ | |
854 | if (TYPE_CODE (type) == TYPE_CODE_FLT) | |
855 | return 1; | |
856 | /* Otherwise non-struct types are not treated as float. */ | |
857 | if (TYPE_CODE (type) != TYPE_CODE_STRUCT) | |
858 | return 0; | |
859 | /* Otherwise structs with more than one memeber are not treated as float. */ | |
860 | if (TYPE_NFIELDS (type) != 1) | |
861 | return 0; | |
862 | /* Otherwise if the type of that member is float, the whole type is | |
863 | treated as float. */ | |
864 | if (TYPE_CODE (TYPE_FIELD_TYPE (type, 0)) == TYPE_CODE_FLT) | |
865 | return 1; | |
866 | /* Otherwise it's not treated as float. */ | |
867 | return 0; | |
868 | } | |
869 | ||
cc17453a | 870 | static CORE_ADDR |
617daa0e | 871 | sh_push_dummy_call_fpu (struct gdbarch *gdbarch, |
6df2bf50 | 872 | CORE_ADDR func_addr, |
617daa0e | 873 | struct regcache *regcache, |
6df2bf50 | 874 | CORE_ADDR bp_addr, int nargs, |
617daa0e | 875 | struct value **args, |
6df2bf50 MS |
876 | CORE_ADDR sp, int struct_return, |
877 | CORE_ADDR struct_addr) | |
878 | { | |
e5e33cd9 CV |
879 | int stack_offset = 0; |
880 | int argreg = ARG0_REGNUM; | |
8748518b | 881 | int flt_argreg = 0; |
6df2bf50 MS |
882 | int argnum; |
883 | struct type *type; | |
884 | CORE_ADDR regval; | |
885 | char *val; | |
8748518b | 886 | int len, reg_size = 0; |
afce3d2a CV |
887 | int pass_on_stack = 0; |
888 | int treat_as_flt; | |
6df2bf50 MS |
889 | |
890 | /* first force sp to a 4-byte alignment */ | |
891 | sp = sh_frame_align (gdbarch, sp); | |
892 | ||
6df2bf50 | 893 | if (struct_return) |
1c0159e0 | 894 | regcache_cooked_write_unsigned (regcache, |
617daa0e | 895 | STRUCT_RETURN_REGNUM, struct_addr); |
6df2bf50 | 896 | |
e5e33cd9 CV |
897 | /* make room on stack for args */ |
898 | sp -= sh_stack_allocsize (nargs, args); | |
899 | ||
900 | /* Initialize float argument mechanism. */ | |
901 | sh_init_flt_argreg (); | |
6df2bf50 MS |
902 | |
903 | /* Now load as many as possible of the first arguments into | |
904 | registers, and push the rest onto the stack. There are 16 bytes | |
905 | in four registers available. Loop thru args from first to last. */ | |
e5e33cd9 | 906 | for (argnum = 0; argnum < nargs; argnum++) |
6df2bf50 MS |
907 | { |
908 | type = VALUE_TYPE (args[argnum]); | |
909 | len = TYPE_LENGTH (type); | |
e5e33cd9 CV |
910 | val = sh_justify_value_in_reg (args[argnum], len); |
911 | ||
912 | /* Some decisions have to be made how various types are handled. | |
913 | This also differs in different ABIs. */ | |
914 | pass_on_stack = 0; | |
e5e33cd9 CV |
915 | |
916 | /* Find out the next register to use for a floating point value. */ | |
afce3d2a CV |
917 | treat_as_flt = sh_treat_as_flt_p (type); |
918 | if (treat_as_flt) | |
617daa0e | 919 | flt_argreg = sh_next_flt_argreg (len); |
afce3d2a CV |
920 | /* In contrast to non-FPU CPUs, arguments are never split between |
921 | registers and stack. If an argument doesn't fit in the remaining | |
922 | registers it's always pushed entirely on the stack. */ | |
923 | else if (len > ((ARGLAST_REGNUM - argreg + 1) * 4)) | |
924 | pass_on_stack = 1; | |
48db5a3c | 925 | |
6df2bf50 MS |
926 | while (len > 0) |
927 | { | |
afce3d2a CV |
928 | if ((treat_as_flt && flt_argreg > FLOAT_ARGLAST_REGNUM) |
929 | || (!treat_as_flt && (argreg > ARGLAST_REGNUM | |
930 | || pass_on_stack))) | |
617daa0e | 931 | { |
afce3d2a | 932 | /* The data goes entirely on the stack, 4-byte aligned. */ |
e5e33cd9 CV |
933 | reg_size = (len + 3) & ~3; |
934 | write_memory (sp + stack_offset, val, reg_size); | |
935 | stack_offset += reg_size; | |
6df2bf50 | 936 | } |
afce3d2a | 937 | else if (treat_as_flt && flt_argreg <= FLOAT_ARGLAST_REGNUM) |
6df2bf50 | 938 | { |
e5e33cd9 CV |
939 | /* Argument goes in a float argument register. */ |
940 | reg_size = register_size (gdbarch, flt_argreg); | |
941 | regval = extract_unsigned_integer (val, reg_size); | |
2e952408 CV |
942 | /* In little endian mode, float types taking two registers |
943 | (doubles on sh4, long doubles on sh2e, sh3e and sh4) must | |
944 | be stored swapped in the argument registers. The below | |
945 | code first writes the first 32 bits in the next but one | |
946 | register, increments the val and len values accordingly | |
947 | and then proceeds as normal by writing the second 32 bits | |
948 | into the next register. */ | |
949 | if (TARGET_BYTE_ORDER == BFD_ENDIAN_LITTLE | |
950 | && TYPE_LENGTH (type) == 2 * reg_size) | |
951 | { | |
952 | regcache_cooked_write_unsigned (regcache, flt_argreg + 1, | |
953 | regval); | |
954 | val += reg_size; | |
955 | len -= reg_size; | |
956 | regval = extract_unsigned_integer (val, reg_size); | |
957 | } | |
6df2bf50 MS |
958 | regcache_cooked_write_unsigned (regcache, flt_argreg++, regval); |
959 | } | |
afce3d2a | 960 | else if (!treat_as_flt && argreg <= ARGLAST_REGNUM) |
e5e33cd9 | 961 | { |
6df2bf50 | 962 | /* there's room in a register */ |
e5e33cd9 CV |
963 | reg_size = register_size (gdbarch, argreg); |
964 | regval = extract_unsigned_integer (val, reg_size); | |
6df2bf50 MS |
965 | regcache_cooked_write_unsigned (regcache, argreg++, regval); |
966 | } | |
afce3d2a | 967 | /* Store the value one register at a time or in one step on stack. */ |
e5e33cd9 CV |
968 | len -= reg_size; |
969 | val += reg_size; | |
6df2bf50 MS |
970 | } |
971 | } | |
972 | ||
973 | /* Store return address. */ | |
55ff77ac | 974 | regcache_cooked_write_unsigned (regcache, PR_REGNUM, bp_addr); |
6df2bf50 MS |
975 | |
976 | /* Update stack pointer. */ | |
977 | regcache_cooked_write_unsigned (regcache, SP_REGNUM, sp); | |
978 | ||
979 | return sp; | |
980 | } | |
981 | ||
982 | static CORE_ADDR | |
617daa0e | 983 | sh_push_dummy_call_nofpu (struct gdbarch *gdbarch, |
6df2bf50 | 984 | CORE_ADDR func_addr, |
617daa0e CV |
985 | struct regcache *regcache, |
986 | CORE_ADDR bp_addr, | |
987 | int nargs, struct value **args, | |
988 | CORE_ADDR sp, int struct_return, | |
6df2bf50 | 989 | CORE_ADDR struct_addr) |
c906108c | 990 | { |
e5e33cd9 CV |
991 | int stack_offset = 0; |
992 | int argreg = ARG0_REGNUM; | |
c906108c SS |
993 | int argnum; |
994 | struct type *type; | |
995 | CORE_ADDR regval; | |
996 | char *val; | |
e5e33cd9 | 997 | int len, reg_size; |
c906108c SS |
998 | |
999 | /* first force sp to a 4-byte alignment */ | |
19f59343 | 1000 | sp = sh_frame_align (gdbarch, sp); |
c906108c | 1001 | |
c906108c | 1002 | if (struct_return) |
55ff77ac | 1003 | regcache_cooked_write_unsigned (regcache, |
617daa0e | 1004 | STRUCT_RETURN_REGNUM, struct_addr); |
c906108c | 1005 | |
e5e33cd9 CV |
1006 | /* make room on stack for args */ |
1007 | sp -= sh_stack_allocsize (nargs, args); | |
c906108c | 1008 | |
c906108c SS |
1009 | /* Now load as many as possible of the first arguments into |
1010 | registers, and push the rest onto the stack. There are 16 bytes | |
1011 | in four registers available. Loop thru args from first to last. */ | |
e5e33cd9 | 1012 | for (argnum = 0; argnum < nargs; argnum++) |
617daa0e | 1013 | { |
c906108c | 1014 | type = VALUE_TYPE (args[argnum]); |
c5aa993b | 1015 | len = TYPE_LENGTH (type); |
e5e33cd9 | 1016 | val = sh_justify_value_in_reg (args[argnum], len); |
c906108c | 1017 | |
c906108c SS |
1018 | while (len > 0) |
1019 | { | |
e5e33cd9 | 1020 | if (argreg > ARGLAST_REGNUM) |
617daa0e | 1021 | { |
e5e33cd9 CV |
1022 | /* The remainder of the data goes entirely on the stack, |
1023 | 4-byte aligned. */ | |
1024 | reg_size = (len + 3) & ~3; | |
1025 | write_memory (sp + stack_offset, val, reg_size); | |
617daa0e | 1026 | stack_offset += reg_size; |
c906108c | 1027 | } |
e5e33cd9 | 1028 | else if (argreg <= ARGLAST_REGNUM) |
617daa0e | 1029 | { |
3bbfbb92 | 1030 | /* there's room in a register */ |
e5e33cd9 CV |
1031 | reg_size = register_size (gdbarch, argreg); |
1032 | regval = extract_unsigned_integer (val, reg_size); | |
48db5a3c | 1033 | regcache_cooked_write_unsigned (regcache, argreg++, regval); |
c906108c | 1034 | } |
e5e33cd9 CV |
1035 | /* Store the value reg_size bytes at a time. This means that things |
1036 | larger than reg_size bytes may go partly in registers and partly | |
c906108c | 1037 | on the stack. */ |
e5e33cd9 CV |
1038 | len -= reg_size; |
1039 | val += reg_size; | |
c906108c SS |
1040 | } |
1041 | } | |
48db5a3c CV |
1042 | |
1043 | /* Store return address. */ | |
55ff77ac | 1044 | regcache_cooked_write_unsigned (regcache, PR_REGNUM, bp_addr); |
48db5a3c CV |
1045 | |
1046 | /* Update stack pointer. */ | |
1047 | regcache_cooked_write_unsigned (regcache, SP_REGNUM, sp); | |
1048 | ||
c906108c SS |
1049 | return sp; |
1050 | } | |
1051 | ||
cc17453a EZ |
1052 | /* Find a function's return value in the appropriate registers (in |
1053 | regbuf), and copy it into valbuf. Extract from an array REGBUF | |
1054 | containing the (raw) register state a function return value of type | |
1055 | TYPE, and copy that, in virtual format, into VALBUF. */ | |
1056 | static void | |
48db5a3c CV |
1057 | sh_default_extract_return_value (struct type *type, struct regcache *regcache, |
1058 | void *valbuf) | |
c906108c | 1059 | { |
cc17453a | 1060 | int len = TYPE_LENGTH (type); |
3116c80a EZ |
1061 | int return_register = R0_REGNUM; |
1062 | int offset; | |
617daa0e | 1063 | |
cc17453a | 1064 | if (len <= 4) |
3116c80a | 1065 | { |
48db5a3c CV |
1066 | ULONGEST c; |
1067 | ||
1068 | regcache_cooked_read_unsigned (regcache, R0_REGNUM, &c); | |
1069 | store_unsigned_integer (valbuf, len, c); | |
3116c80a | 1070 | } |
48db5a3c | 1071 | else if (len == 8) |
3116c80a | 1072 | { |
48db5a3c CV |
1073 | int i, regnum = R0_REGNUM; |
1074 | for (i = 0; i < len; i += 4) | |
617daa0e | 1075 | regcache_raw_read (regcache, regnum++, (char *) valbuf + i); |
3116c80a EZ |
1076 | } |
1077 | else | |
1078 | error ("bad size for return value"); | |
1079 | } | |
1080 | ||
1081 | static void | |
48db5a3c CV |
1082 | sh3e_sh4_extract_return_value (struct type *type, struct regcache *regcache, |
1083 | void *valbuf) | |
3116c80a | 1084 | { |
afce3d2a | 1085 | if (sh_treat_as_flt_p (type)) |
3116c80a | 1086 | { |
48db5a3c CV |
1087 | int len = TYPE_LENGTH (type); |
1088 | int i, regnum = FP0_REGNUM; | |
1089 | for (i = 0; i < len; i += 4) | |
2e952408 CV |
1090 | if (TARGET_BYTE_ORDER == BFD_ENDIAN_LITTLE) |
1091 | regcache_raw_read (regcache, regnum++, (char *) valbuf + len - 4 - i); | |
1092 | else | |
1093 | regcache_raw_read (regcache, regnum++, (char *) valbuf + i); | |
3116c80a | 1094 | } |
cc17453a | 1095 | else |
48db5a3c | 1096 | sh_default_extract_return_value (type, regcache, valbuf); |
cc17453a | 1097 | } |
c906108c | 1098 | |
cc17453a EZ |
1099 | /* Write into appropriate registers a function return value |
1100 | of type TYPE, given in virtual format. | |
1101 | If the architecture is sh4 or sh3e, store a function's return value | |
1102 | in the R0 general register or in the FP0 floating point register, | |
1103 | depending on the type of the return value. In all the other cases | |
3bbfbb92 | 1104 | the result is stored in r0, left-justified. */ |
cc17453a | 1105 | static void |
48db5a3c CV |
1106 | sh_default_store_return_value (struct type *type, struct regcache *regcache, |
1107 | const void *valbuf) | |
cc17453a | 1108 | { |
48db5a3c CV |
1109 | ULONGEST val; |
1110 | int len = TYPE_LENGTH (type); | |
d19b71be | 1111 | |
48db5a3c | 1112 | if (len <= 4) |
d19b71be | 1113 | { |
48db5a3c CV |
1114 | val = extract_unsigned_integer (valbuf, len); |
1115 | regcache_cooked_write_unsigned (regcache, R0_REGNUM, val); | |
d19b71be MS |
1116 | } |
1117 | else | |
48db5a3c CV |
1118 | { |
1119 | int i, regnum = R0_REGNUM; | |
1120 | for (i = 0; i < len; i += 4) | |
617daa0e | 1121 | regcache_raw_write (regcache, regnum++, (char *) valbuf + i); |
48db5a3c | 1122 | } |
cc17453a | 1123 | } |
c906108c | 1124 | |
cc17453a | 1125 | static void |
48db5a3c CV |
1126 | sh3e_sh4_store_return_value (struct type *type, struct regcache *regcache, |
1127 | const void *valbuf) | |
cc17453a | 1128 | { |
afce3d2a | 1129 | if (sh_treat_as_flt_p (type)) |
48db5a3c CV |
1130 | { |
1131 | int len = TYPE_LENGTH (type); | |
1132 | int i, regnum = FP0_REGNUM; | |
1133 | for (i = 0; i < len; i += 4) | |
617daa0e | 1134 | regcache_raw_write (regcache, regnum++, (char *) valbuf + i); |
48db5a3c | 1135 | } |
cc17453a | 1136 | else |
48db5a3c | 1137 | sh_default_store_return_value (type, regcache, valbuf); |
c906108c SS |
1138 | } |
1139 | ||
1140 | /* Print the registers in a form similar to the E7000 */ | |
1141 | ||
1142 | static void | |
fba45db2 | 1143 | sh_generic_show_regs (void) |
c906108c | 1144 | { |
cc17453a EZ |
1145 | printf_filtered ("PC=%s SR=%08lx PR=%08lx MACH=%08lx MACHL=%08lx\n", |
1146 | paddr (read_register (PC_REGNUM)), | |
55ff77ac CV |
1147 | (long) read_register (SR_REGNUM), |
1148 | (long) read_register (PR_REGNUM), | |
cc17453a EZ |
1149 | (long) read_register (MACH_REGNUM), |
1150 | (long) read_register (MACL_REGNUM)); | |
1151 | ||
1152 | printf_filtered ("GBR=%08lx VBR=%08lx", | |
1153 | (long) read_register (GBR_REGNUM), | |
1154 | (long) read_register (VBR_REGNUM)); | |
1155 | ||
617daa0e CV |
1156 | printf_filtered |
1157 | ("\nR0-R7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", | |
1158 | (long) read_register (0), (long) read_register (1), | |
1159 | (long) read_register (2), (long) read_register (3), | |
1160 | (long) read_register (4), (long) read_register (5), | |
1161 | (long) read_register (6), (long) read_register (7)); | |
cc17453a | 1162 | printf_filtered ("R8-R15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", |
617daa0e CV |
1163 | (long) read_register (8), (long) read_register (9), |
1164 | (long) read_register (10), (long) read_register (11), | |
1165 | (long) read_register (12), (long) read_register (13), | |
1166 | (long) read_register (14), (long) read_register (15)); | |
cc17453a | 1167 | } |
c906108c | 1168 | |
cc17453a | 1169 | static void |
fba45db2 | 1170 | sh3_show_regs (void) |
cc17453a | 1171 | { |
d4f3574e SS |
1172 | printf_filtered ("PC=%s SR=%08lx PR=%08lx MACH=%08lx MACHL=%08lx\n", |
1173 | paddr (read_register (PC_REGNUM)), | |
55ff77ac CV |
1174 | (long) read_register (SR_REGNUM), |
1175 | (long) read_register (PR_REGNUM), | |
d4f3574e SS |
1176 | (long) read_register (MACH_REGNUM), |
1177 | (long) read_register (MACL_REGNUM)); | |
1178 | ||
1179 | printf_filtered ("GBR=%08lx VBR=%08lx", | |
1180 | (long) read_register (GBR_REGNUM), | |
1181 | (long) read_register (VBR_REGNUM)); | |
cc17453a | 1182 | printf_filtered (" SSR=%08lx SPC=%08lx", |
617daa0e | 1183 | (long) read_register (SSR_REGNUM), |
f2ea0907 | 1184 | (long) read_register (SPC_REGNUM)); |
c906108c | 1185 | |
617daa0e CV |
1186 | printf_filtered |
1187 | ("\nR0-R7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", | |
1188 | (long) read_register (0), (long) read_register (1), | |
1189 | (long) read_register (2), (long) read_register (3), | |
1190 | (long) read_register (4), (long) read_register (5), | |
1191 | (long) read_register (6), (long) read_register (7)); | |
d4f3574e | 1192 | printf_filtered ("R8-R15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", |
617daa0e CV |
1193 | (long) read_register (8), (long) read_register (9), |
1194 | (long) read_register (10), (long) read_register (11), | |
1195 | (long) read_register (12), (long) read_register (13), | |
1196 | (long) read_register (14), (long) read_register (15)); | |
c906108c SS |
1197 | } |
1198 | ||
53116e27 | 1199 | |
2d188dd3 NC |
1200 | static void |
1201 | sh2e_show_regs (void) | |
1202 | { | |
1203 | printf_filtered ("PC=%s SR=%08lx PR=%08lx MACH=%08lx MACHL=%08lx\n", | |
1204 | paddr (read_register (PC_REGNUM)), | |
1205 | (long) read_register (SR_REGNUM), | |
1206 | (long) read_register (PR_REGNUM), | |
1207 | (long) read_register (MACH_REGNUM), | |
1208 | (long) read_register (MACL_REGNUM)); | |
1209 | ||
1210 | printf_filtered ("GBR=%08lx VBR=%08lx", | |
1211 | (long) read_register (GBR_REGNUM), | |
1212 | (long) read_register (VBR_REGNUM)); | |
1213 | printf_filtered (" FPUL=%08lx FPSCR=%08lx", | |
617daa0e CV |
1214 | (long) read_register (FPUL_REGNUM), |
1215 | (long) read_register (FPSCR_REGNUM)); | |
1216 | ||
1217 | printf_filtered | |
1218 | ("\nR0-R7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", | |
1219 | (long) read_register (0), (long) read_register (1), | |
1220 | (long) read_register (2), (long) read_register (3), | |
1221 | (long) read_register (4), (long) read_register (5), | |
1222 | (long) read_register (6), (long) read_register (7)); | |
2d188dd3 | 1223 | printf_filtered ("R8-R15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", |
617daa0e CV |
1224 | (long) read_register (8), (long) read_register (9), |
1225 | (long) read_register (10), (long) read_register (11), | |
1226 | (long) read_register (12), (long) read_register (13), | |
1227 | (long) read_register (14), (long) read_register (15)); | |
1228 | ||
1229 | printf_filtered (("FP0-FP7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n"), (long) read_register (FP0_REGNUM + 0), (long) read_register (FP0_REGNUM + 1), (long) read_register (FP0_REGNUM + 2), (long) read_register (FP0_REGNUM + 3), (long) read_register (FP0_REGNUM + 4), (long) read_register (FP0_REGNUM + 5), (long) read_register (FP0_REGNUM + 6), (long) read_register (FP0_REGNUM + 7)); | |
1230 | printf_filtered (("FP8-FP15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n"), (long) read_register (FP0_REGNUM + 8), (long) read_register (FP0_REGNUM + 9), (long) read_register (FP0_REGNUM + 10), (long) read_register (FP0_REGNUM + 11), (long) read_register (FP0_REGNUM + 12), (long) read_register (FP0_REGNUM + 13), (long) read_register (FP0_REGNUM + 14), (long) read_register (FP0_REGNUM + 15)); | |
2d188dd3 NC |
1231 | } |
1232 | ||
cc17453a | 1233 | static void |
fba45db2 | 1234 | sh3e_show_regs (void) |
cc17453a EZ |
1235 | { |
1236 | printf_filtered ("PC=%s SR=%08lx PR=%08lx MACH=%08lx MACHL=%08lx\n", | |
1237 | paddr (read_register (PC_REGNUM)), | |
55ff77ac CV |
1238 | (long) read_register (SR_REGNUM), |
1239 | (long) read_register (PR_REGNUM), | |
cc17453a EZ |
1240 | (long) read_register (MACH_REGNUM), |
1241 | (long) read_register (MACL_REGNUM)); | |
1242 | ||
1243 | printf_filtered ("GBR=%08lx VBR=%08lx", | |
1244 | (long) read_register (GBR_REGNUM), | |
1245 | (long) read_register (VBR_REGNUM)); | |
1246 | printf_filtered (" SSR=%08lx SPC=%08lx", | |
f2ea0907 CV |
1247 | (long) read_register (SSR_REGNUM), |
1248 | (long) read_register (SPC_REGNUM)); | |
cc17453a | 1249 | printf_filtered (" FPUL=%08lx FPSCR=%08lx", |
f2ea0907 CV |
1250 | (long) read_register (FPUL_REGNUM), |
1251 | (long) read_register (FPSCR_REGNUM)); | |
c906108c | 1252 | |
617daa0e CV |
1253 | printf_filtered |
1254 | ("\nR0-R7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", | |
1255 | (long) read_register (0), (long) read_register (1), | |
1256 | (long) read_register (2), (long) read_register (3), | |
1257 | (long) read_register (4), (long) read_register (5), | |
1258 | (long) read_register (6), (long) read_register (7)); | |
cc17453a | 1259 | printf_filtered ("R8-R15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", |
617daa0e CV |
1260 | (long) read_register (8), (long) read_register (9), |
1261 | (long) read_register (10), (long) read_register (11), | |
1262 | (long) read_register (12), (long) read_register (13), | |
1263 | (long) read_register (14), (long) read_register (15)); | |
1264 | ||
1265 | printf_filtered (("FP0-FP7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n"), (long) read_register (FP0_REGNUM + 0), (long) read_register (FP0_REGNUM + 1), (long) read_register (FP0_REGNUM + 2), (long) read_register (FP0_REGNUM + 3), (long) read_register (FP0_REGNUM + 4), (long) read_register (FP0_REGNUM + 5), (long) read_register (FP0_REGNUM + 6), (long) read_register (FP0_REGNUM + 7)); | |
1266 | printf_filtered (("FP8-FP15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n"), (long) read_register (FP0_REGNUM + 8), (long) read_register (FP0_REGNUM + 9), (long) read_register (FP0_REGNUM + 10), (long) read_register (FP0_REGNUM + 11), (long) read_register (FP0_REGNUM + 12), (long) read_register (FP0_REGNUM + 13), (long) read_register (FP0_REGNUM + 14), (long) read_register (FP0_REGNUM + 15)); | |
cc17453a EZ |
1267 | } |
1268 | ||
1269 | static void | |
fba45db2 | 1270 | sh3_dsp_show_regs (void) |
c906108c | 1271 | { |
cc17453a EZ |
1272 | printf_filtered ("PC=%s SR=%08lx PR=%08lx MACH=%08lx MACHL=%08lx\n", |
1273 | paddr (read_register (PC_REGNUM)), | |
55ff77ac CV |
1274 | (long) read_register (SR_REGNUM), |
1275 | (long) read_register (PR_REGNUM), | |
cc17453a EZ |
1276 | (long) read_register (MACH_REGNUM), |
1277 | (long) read_register (MACL_REGNUM)); | |
c906108c | 1278 | |
cc17453a EZ |
1279 | printf_filtered ("GBR=%08lx VBR=%08lx", |
1280 | (long) read_register (GBR_REGNUM), | |
1281 | (long) read_register (VBR_REGNUM)); | |
1282 | ||
1283 | printf_filtered (" SSR=%08lx SPC=%08lx", | |
f2ea0907 CV |
1284 | (long) read_register (SSR_REGNUM), |
1285 | (long) read_register (SPC_REGNUM)); | |
cc17453a | 1286 | |
617daa0e CV |
1287 | printf_filtered (" DSR=%08lx", (long) read_register (DSR_REGNUM)); |
1288 | ||
1289 | printf_filtered | |
1290 | ("\nR0-R7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", | |
1291 | (long) read_register (0), (long) read_register (1), | |
1292 | (long) read_register (2), (long) read_register (3), | |
1293 | (long) read_register (4), (long) read_register (5), | |
1294 | (long) read_register (6), (long) read_register (7)); | |
cc17453a | 1295 | printf_filtered ("R8-R15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", |
617daa0e CV |
1296 | (long) read_register (8), (long) read_register (9), |
1297 | (long) read_register (10), (long) read_register (11), | |
1298 | (long) read_register (12), (long) read_register (13), | |
1299 | (long) read_register (14), (long) read_register (15)); | |
1300 | ||
1301 | printf_filtered | |
1302 | ("A0G=%02lx A0=%08lx M0=%08lx X0=%08lx Y0=%08lx RS=%08lx MOD=%08lx\n", | |
1303 | (long) read_register (A0G_REGNUM) & 0xff, | |
1304 | (long) read_register (A0_REGNUM), (long) read_register (M0_REGNUM), | |
1305 | (long) read_register (X0_REGNUM), (long) read_register (Y0_REGNUM), | |
1306 | (long) read_register (RS_REGNUM), (long) read_register (MOD_REGNUM)); | |
cc17453a | 1307 | printf_filtered ("A1G=%02lx A1=%08lx M1=%08lx X1=%08lx Y1=%08lx RE=%08lx\n", |
f2ea0907 CV |
1308 | (long) read_register (A1G_REGNUM) & 0xff, |
1309 | (long) read_register (A1_REGNUM), | |
1310 | (long) read_register (M1_REGNUM), | |
1311 | (long) read_register (X1_REGNUM), | |
1312 | (long) read_register (Y1_REGNUM), | |
1313 | (long) read_register (RE_REGNUM)); | |
c906108c SS |
1314 | } |
1315 | ||
cc17453a | 1316 | static void |
fba45db2 | 1317 | sh4_show_regs (void) |
cc17453a | 1318 | { |
f2ea0907 | 1319 | int pr = read_register (FPSCR_REGNUM) & 0x80000; |
cc17453a EZ |
1320 | printf_filtered ("PC=%s SR=%08lx PR=%08lx MACH=%08lx MACHL=%08lx\n", |
1321 | paddr (read_register (PC_REGNUM)), | |
55ff77ac CV |
1322 | (long) read_register (SR_REGNUM), |
1323 | (long) read_register (PR_REGNUM), | |
cc17453a EZ |
1324 | (long) read_register (MACH_REGNUM), |
1325 | (long) read_register (MACL_REGNUM)); | |
1326 | ||
1327 | printf_filtered ("GBR=%08lx VBR=%08lx", | |
1328 | (long) read_register (GBR_REGNUM), | |
1329 | (long) read_register (VBR_REGNUM)); | |
1330 | printf_filtered (" SSR=%08lx SPC=%08lx", | |
f2ea0907 CV |
1331 | (long) read_register (SSR_REGNUM), |
1332 | (long) read_register (SPC_REGNUM)); | |
cc17453a | 1333 | printf_filtered (" FPUL=%08lx FPSCR=%08lx", |
f2ea0907 CV |
1334 | (long) read_register (FPUL_REGNUM), |
1335 | (long) read_register (FPSCR_REGNUM)); | |
cc17453a | 1336 | |
617daa0e CV |
1337 | printf_filtered |
1338 | ("\nR0-R7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", | |
1339 | (long) read_register (0), (long) read_register (1), | |
1340 | (long) read_register (2), (long) read_register (3), | |
1341 | (long) read_register (4), (long) read_register (5), | |
1342 | (long) read_register (6), (long) read_register (7)); | |
cc17453a | 1343 | printf_filtered ("R8-R15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", |
617daa0e CV |
1344 | (long) read_register (8), (long) read_register (9), |
1345 | (long) read_register (10), (long) read_register (11), | |
1346 | (long) read_register (12), (long) read_register (13), | |
1347 | (long) read_register (14), (long) read_register (15)); | |
cc17453a EZ |
1348 | |
1349 | printf_filtered ((pr | |
1350 | ? "DR0-DR6 %08lx%08lx %08lx%08lx %08lx%08lx %08lx%08lx\n" | |
617daa0e CV |
1351 | : |
1352 | "FP0-FP7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n"), | |
cc17453a EZ |
1353 | (long) read_register (FP0_REGNUM + 0), |
1354 | (long) read_register (FP0_REGNUM + 1), | |
1355 | (long) read_register (FP0_REGNUM + 2), | |
1356 | (long) read_register (FP0_REGNUM + 3), | |
1357 | (long) read_register (FP0_REGNUM + 4), | |
1358 | (long) read_register (FP0_REGNUM + 5), | |
1359 | (long) read_register (FP0_REGNUM + 6), | |
1360 | (long) read_register (FP0_REGNUM + 7)); | |
617daa0e CV |
1361 | printf_filtered ((pr ? |
1362 | "DR8-DR14 %08lx%08lx %08lx%08lx %08lx%08lx %08lx%08lx\n" : | |
1363 | "FP8-FP15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n"), | |
cc17453a EZ |
1364 | (long) read_register (FP0_REGNUM + 8), |
1365 | (long) read_register (FP0_REGNUM + 9), | |
1366 | (long) read_register (FP0_REGNUM + 10), | |
1367 | (long) read_register (FP0_REGNUM + 11), | |
1368 | (long) read_register (FP0_REGNUM + 12), | |
1369 | (long) read_register (FP0_REGNUM + 13), | |
1370 | (long) read_register (FP0_REGNUM + 14), | |
1371 | (long) read_register (FP0_REGNUM + 15)); | |
1372 | } | |
1373 | ||
474e5826 CV |
1374 | static void |
1375 | sh4_nofpu_show_regs (void) | |
1376 | { | |
1377 | printf_filtered ("PC=%s SR=%08lx PR=%08lx MACH=%08lx MACHL=%08lx\n", | |
1378 | paddr (read_register (PC_REGNUM)), | |
1379 | (long) read_register (SR_REGNUM), | |
1380 | (long) read_register (PR_REGNUM), | |
1381 | (long) read_register (MACH_REGNUM), | |
1382 | (long) read_register (MACL_REGNUM)); | |
1383 | ||
1384 | printf_filtered ("GBR=%08lx VBR=%08lx", | |
1385 | (long) read_register (GBR_REGNUM), | |
1386 | (long) read_register (VBR_REGNUM)); | |
1387 | printf_filtered (" SSR=%08lx SPC=%08lx", | |
1388 | (long) read_register (SSR_REGNUM), | |
1389 | (long) read_register (SPC_REGNUM)); | |
1390 | ||
1391 | printf_filtered | |
1392 | ("\nR0-R7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", | |
1393 | (long) read_register (0), (long) read_register (1), | |
1394 | (long) read_register (2), (long) read_register (3), | |
1395 | (long) read_register (4), (long) read_register (5), | |
1396 | (long) read_register (6), (long) read_register (7)); | |
1397 | printf_filtered ("R8-R15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", | |
1398 | (long) read_register (8), (long) read_register (9), | |
1399 | (long) read_register (10), (long) read_register (11), | |
1400 | (long) read_register (12), (long) read_register (13), | |
1401 | (long) read_register (14), (long) read_register (15)); | |
1402 | } | |
1403 | ||
cc17453a | 1404 | static void |
fba45db2 | 1405 | sh_dsp_show_regs (void) |
cc17453a EZ |
1406 | { |
1407 | printf_filtered ("PC=%s SR=%08lx PR=%08lx MACH=%08lx MACHL=%08lx\n", | |
1408 | paddr (read_register (PC_REGNUM)), | |
55ff77ac CV |
1409 | (long) read_register (SR_REGNUM), |
1410 | (long) read_register (PR_REGNUM), | |
cc17453a EZ |
1411 | (long) read_register (MACH_REGNUM), |
1412 | (long) read_register (MACL_REGNUM)); | |
1413 | ||
1414 | printf_filtered ("GBR=%08lx VBR=%08lx", | |
1415 | (long) read_register (GBR_REGNUM), | |
1416 | (long) read_register (VBR_REGNUM)); | |
1417 | ||
617daa0e CV |
1418 | printf_filtered (" DSR=%08lx", (long) read_register (DSR_REGNUM)); |
1419 | ||
1420 | printf_filtered | |
1421 | ("\nR0-R7 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", | |
1422 | (long) read_register (0), (long) read_register (1), | |
1423 | (long) read_register (2), (long) read_register (3), | |
1424 | (long) read_register (4), (long) read_register (5), | |
1425 | (long) read_register (6), (long) read_register (7)); | |
cc17453a | 1426 | printf_filtered ("R8-R15 %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n", |
617daa0e CV |
1427 | (long) read_register (8), (long) read_register (9), |
1428 | (long) read_register (10), (long) read_register (11), | |
1429 | (long) read_register (12), (long) read_register (13), | |
1430 | (long) read_register (14), (long) read_register (15)); | |
1431 | ||
1432 | printf_filtered | |
1433 | ("A0G=%02lx A0=%08lx M0=%08lx X0=%08lx Y0=%08lx RS=%08lx MOD=%08lx\n", | |
1434 | (long) read_register (A0G_REGNUM) & 0xff, | |
1435 | (long) read_register (A0_REGNUM), (long) read_register (M0_REGNUM), | |
1436 | (long) read_register (X0_REGNUM), (long) read_register (Y0_REGNUM), | |
1437 | (long) read_register (RS_REGNUM), (long) read_register (MOD_REGNUM)); | |
cc17453a | 1438 | printf_filtered ("A1G=%02lx A1=%08lx M1=%08lx X1=%08lx Y1=%08lx RE=%08lx\n", |
f2ea0907 CV |
1439 | (long) read_register (A1G_REGNUM) & 0xff, |
1440 | (long) read_register (A1_REGNUM), | |
1441 | (long) read_register (M1_REGNUM), | |
1442 | (long) read_register (X1_REGNUM), | |
1443 | (long) read_register (Y1_REGNUM), | |
1444 | (long) read_register (RE_REGNUM)); | |
cc17453a EZ |
1445 | } |
1446 | ||
a78f21af AC |
1447 | static void |
1448 | sh_show_regs_command (char *args, int from_tty) | |
53116e27 EZ |
1449 | { |
1450 | if (sh_show_regs) | |
617daa0e | 1451 | (*sh_show_regs) (); |
53116e27 EZ |
1452 | } |
1453 | ||
cc17453a EZ |
1454 | /* Return the GDB type object for the "standard" data type |
1455 | of data in register N. */ | |
cc17453a | 1456 | static struct type * |
48db5a3c | 1457 | sh_sh3e_register_type (struct gdbarch *gdbarch, int reg_nr) |
cc17453a EZ |
1458 | { |
1459 | if ((reg_nr >= FP0_REGNUM | |
617daa0e | 1460 | && (reg_nr <= FP_LAST_REGNUM)) || (reg_nr == FPUL_REGNUM)) |
cc17453a | 1461 | return builtin_type_float; |
8db62801 | 1462 | else |
cc17453a EZ |
1463 | return builtin_type_int; |
1464 | } | |
1465 | ||
7f4dbe94 EZ |
1466 | static struct type * |
1467 | sh_sh4_build_float_register_type (int high) | |
1468 | { | |
1469 | struct type *temp; | |
1470 | ||
1471 | temp = create_range_type (NULL, builtin_type_int, 0, high); | |
1472 | return create_array_type (NULL, builtin_type_float, temp); | |
1473 | } | |
1474 | ||
53116e27 | 1475 | static struct type * |
48db5a3c | 1476 | sh_sh4_register_type (struct gdbarch *gdbarch, int reg_nr) |
53116e27 EZ |
1477 | { |
1478 | if ((reg_nr >= FP0_REGNUM | |
617daa0e | 1479 | && (reg_nr <= FP_LAST_REGNUM)) || (reg_nr == FPUL_REGNUM)) |
53116e27 | 1480 | return builtin_type_float; |
617daa0e | 1481 | else if (reg_nr >= DR0_REGNUM && reg_nr <= DR_LAST_REGNUM) |
53116e27 | 1482 | return builtin_type_double; |
617daa0e | 1483 | else if (reg_nr >= FV0_REGNUM && reg_nr <= FV_LAST_REGNUM) |
53116e27 EZ |
1484 | return sh_sh4_build_float_register_type (3); |
1485 | else | |
1486 | return builtin_type_int; | |
1487 | } | |
1488 | ||
cc17453a | 1489 | static struct type * |
48db5a3c | 1490 | sh_default_register_type (struct gdbarch *gdbarch, int reg_nr) |
cc17453a EZ |
1491 | { |
1492 | return builtin_type_int; | |
1493 | } | |
1494 | ||
fb409745 EZ |
1495 | /* On the sh4, the DRi pseudo registers are problematic if the target |
1496 | is little endian. When the user writes one of those registers, for | |
1497 | instance with 'ser var $dr0=1', we want the double to be stored | |
1498 | like this: | |
1499 | fr0 = 0x00 0x00 0x00 0x00 0x00 0xf0 0x3f | |
1500 | fr1 = 0x00 0x00 0x00 0x00 0x00 0x00 0x00 | |
1501 | ||
1502 | This corresponds to little endian byte order & big endian word | |
1503 | order. However if we let gdb write the register w/o conversion, it | |
1504 | will write fr0 and fr1 this way: | |
1505 | fr0 = 0x00 0x00 0x00 0x00 0x00 0x00 0x00 | |
1506 | fr1 = 0x00 0x00 0x00 0x00 0x00 0xf0 0x3f | |
1507 | because it will consider fr0 and fr1 as a single LE stretch of memory. | |
1508 | ||
1509 | To achieve what we want we must force gdb to store things in | |
1510 | floatformat_ieee_double_littlebyte_bigword (which is defined in | |
1511 | include/floatformat.h and libiberty/floatformat.c. | |
1512 | ||
1513 | In case the target is big endian, there is no problem, the | |
1514 | raw bytes will look like: | |
1515 | fr0 = 0x3f 0xf0 0x00 0x00 0x00 0x00 0x00 | |
1516 | fr1 = 0x00 0x00 0x00 0x00 0x00 0x00 0x00 | |
1517 | ||
1518 | The other pseudo registers (the FVs) also don't pose a problem | |
1519 | because they are stored as 4 individual FP elements. */ | |
1520 | ||
7bd872fe | 1521 | static void |
b66ba949 CV |
1522 | sh_register_convert_to_virtual (int regnum, struct type *type, |
1523 | char *from, char *to) | |
55ff77ac | 1524 | { |
617daa0e | 1525 | if (regnum >= DR0_REGNUM && regnum <= DR_LAST_REGNUM) |
283150cd EZ |
1526 | { |
1527 | DOUBLEST val; | |
617daa0e CV |
1528 | floatformat_to_doublest (&floatformat_ieee_double_littlebyte_bigword, |
1529 | from, &val); | |
55ff77ac | 1530 | store_typed_floating (to, type, val); |
283150cd EZ |
1531 | } |
1532 | else | |
617daa0e CV |
1533 | error |
1534 | ("sh_register_convert_to_virtual called with non DR register number"); | |
283150cd EZ |
1535 | } |
1536 | ||
1537 | static void | |
b66ba949 CV |
1538 | sh_register_convert_to_raw (struct type *type, int regnum, |
1539 | const void *from, void *to) | |
283150cd | 1540 | { |
617daa0e | 1541 | if (regnum >= DR0_REGNUM && regnum <= DR_LAST_REGNUM) |
283150cd | 1542 | { |
48db5a3c | 1543 | DOUBLEST val = extract_typed_floating (from, type); |
617daa0e CV |
1544 | floatformat_from_doublest (&floatformat_ieee_double_littlebyte_bigword, |
1545 | &val, to); | |
283150cd EZ |
1546 | } |
1547 | else | |
617daa0e | 1548 | error ("sh_register_convert_to_raw called with non DR register number"); |
283150cd EZ |
1549 | } |
1550 | ||
1c0159e0 CV |
1551 | /* For vectors of 4 floating point registers. */ |
1552 | static int | |
1553 | fv_reg_base_num (int fv_regnum) | |
1554 | { | |
1555 | int fp_regnum; | |
1556 | ||
617daa0e | 1557 | fp_regnum = FP0_REGNUM + (fv_regnum - FV0_REGNUM) * 4; |
1c0159e0 CV |
1558 | return fp_regnum; |
1559 | } | |
1560 | ||
1561 | /* For double precision floating point registers, i.e 2 fp regs.*/ | |
1562 | static int | |
1563 | dr_reg_base_num (int dr_regnum) | |
1564 | { | |
1565 | int fp_regnum; | |
1566 | ||
617daa0e | 1567 | fp_regnum = FP0_REGNUM + (dr_regnum - DR0_REGNUM) * 2; |
1c0159e0 CV |
1568 | return fp_regnum; |
1569 | } | |
1570 | ||
a78f21af | 1571 | static void |
d8124050 AC |
1572 | sh_pseudo_register_read (struct gdbarch *gdbarch, struct regcache *regcache, |
1573 | int reg_nr, void *buffer) | |
53116e27 EZ |
1574 | { |
1575 | int base_regnum, portion; | |
d9d9c31f | 1576 | char temp_buffer[MAX_REGISTER_SIZE]; |
53116e27 | 1577 | |
617daa0e | 1578 | if (reg_nr >= DR0_REGNUM && reg_nr <= DR_LAST_REGNUM) |
7bd872fe EZ |
1579 | { |
1580 | base_regnum = dr_reg_base_num (reg_nr); | |
1581 | ||
617daa0e | 1582 | /* Build the value in the provided buffer. */ |
7bd872fe EZ |
1583 | /* Read the real regs for which this one is an alias. */ |
1584 | for (portion = 0; portion < 2; portion++) | |
617daa0e | 1585 | regcache_raw_read (regcache, base_regnum + portion, |
0818c12a | 1586 | (temp_buffer |
617daa0e CV |
1587 | + register_size (gdbarch, |
1588 | base_regnum) * portion)); | |
7bd872fe | 1589 | /* We must pay attention to the endiannes. */ |
b66ba949 CV |
1590 | sh_register_convert_to_virtual (reg_nr, |
1591 | gdbarch_register_type (gdbarch, reg_nr), | |
1592 | temp_buffer, buffer); | |
7bd872fe | 1593 | } |
617daa0e | 1594 | else if (reg_nr >= FV0_REGNUM && reg_nr <= FV_LAST_REGNUM) |
53116e27 | 1595 | { |
7bd872fe EZ |
1596 | base_regnum = fv_reg_base_num (reg_nr); |
1597 | ||
1598 | /* Read the real regs for which this one is an alias. */ | |
1599 | for (portion = 0; portion < 4; portion++) | |
617daa0e | 1600 | regcache_raw_read (regcache, base_regnum + portion, |
d8124050 | 1601 | ((char *) buffer |
617daa0e CV |
1602 | + register_size (gdbarch, |
1603 | base_regnum) * portion)); | |
53116e27 EZ |
1604 | } |
1605 | } | |
1606 | ||
a78f21af | 1607 | static void |
d8124050 AC |
1608 | sh_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache, |
1609 | int reg_nr, const void *buffer) | |
53116e27 EZ |
1610 | { |
1611 | int base_regnum, portion; | |
d9d9c31f | 1612 | char temp_buffer[MAX_REGISTER_SIZE]; |
53116e27 | 1613 | |
617daa0e | 1614 | if (reg_nr >= DR0_REGNUM && reg_nr <= DR_LAST_REGNUM) |
53116e27 EZ |
1615 | { |
1616 | base_regnum = dr_reg_base_num (reg_nr); | |
1617 | ||
7bd872fe | 1618 | /* We must pay attention to the endiannes. */ |
b66ba949 CV |
1619 | sh_register_convert_to_raw (gdbarch_register_type (gdbarch, reg_nr), |
1620 | reg_nr, buffer, temp_buffer); | |
7bd872fe | 1621 | |
53116e27 EZ |
1622 | /* Write the real regs for which this one is an alias. */ |
1623 | for (portion = 0; portion < 2; portion++) | |
617daa0e | 1624 | regcache_raw_write (regcache, base_regnum + portion, |
0818c12a | 1625 | (temp_buffer |
617daa0e CV |
1626 | + register_size (gdbarch, |
1627 | base_regnum) * portion)); | |
53116e27 | 1628 | } |
617daa0e | 1629 | else if (reg_nr >= FV0_REGNUM && reg_nr <= FV_LAST_REGNUM) |
53116e27 EZ |
1630 | { |
1631 | base_regnum = fv_reg_base_num (reg_nr); | |
1632 | ||
1633 | /* Write the real regs for which this one is an alias. */ | |
1634 | for (portion = 0; portion < 4; portion++) | |
d8124050 AC |
1635 | regcache_raw_write (regcache, base_regnum + portion, |
1636 | ((char *) buffer | |
617daa0e CV |
1637 | + register_size (gdbarch, |
1638 | base_regnum) * portion)); | |
53116e27 EZ |
1639 | } |
1640 | } | |
1641 | ||
3bbfbb92 | 1642 | /* Floating point vector of 4 float registers. */ |
53116e27 | 1643 | static void |
48db5a3c CV |
1644 | do_fv_register_info (struct gdbarch *gdbarch, struct ui_file *file, |
1645 | int fv_regnum) | |
53116e27 EZ |
1646 | { |
1647 | int first_fp_reg_num = fv_reg_base_num (fv_regnum); | |
617daa0e CV |
1648 | fprintf_filtered (file, "fv%d\t0x%08x\t0x%08x\t0x%08x\t0x%08x\n", |
1649 | fv_regnum - FV0_REGNUM, | |
1650 | (int) read_register (first_fp_reg_num), | |
1651 | (int) read_register (first_fp_reg_num + 1), | |
1652 | (int) read_register (first_fp_reg_num + 2), | |
1653 | (int) read_register (first_fp_reg_num + 3)); | |
53116e27 EZ |
1654 | } |
1655 | ||
3bbfbb92 | 1656 | /* Double precision registers. */ |
53116e27 | 1657 | static void |
48db5a3c CV |
1658 | do_dr_register_info (struct gdbarch *gdbarch, struct ui_file *file, |
1659 | int dr_regnum) | |
53116e27 EZ |
1660 | { |
1661 | int first_fp_reg_num = dr_reg_base_num (dr_regnum); | |
1662 | ||
617daa0e CV |
1663 | fprintf_filtered (file, "dr%d\t0x%08x%08x\n", |
1664 | dr_regnum - DR0_REGNUM, | |
53116e27 EZ |
1665 | (int) read_register (first_fp_reg_num), |
1666 | (int) read_register (first_fp_reg_num + 1)); | |
1667 | } | |
1668 | ||
1669 | static void | |
48db5a3c CV |
1670 | sh_print_pseudo_register (struct gdbarch *gdbarch, struct ui_file *file, |
1671 | int regnum) | |
53116e27 EZ |
1672 | { |
1673 | if (regnum < NUM_REGS || regnum >= NUM_REGS + NUM_PSEUDO_REGS) | |
8e65ff28 AC |
1674 | internal_error (__FILE__, __LINE__, |
1675 | "Invalid pseudo register number %d\n", regnum); | |
617daa0e | 1676 | else if (regnum >= DR0_REGNUM && regnum <= DR_LAST_REGNUM) |
48db5a3c | 1677 | do_dr_register_info (gdbarch, file, regnum); |
617daa0e | 1678 | else if (regnum >= FV0_REGNUM && regnum <= FV_LAST_REGNUM) |
48db5a3c | 1679 | do_fv_register_info (gdbarch, file, regnum); |
53116e27 EZ |
1680 | } |
1681 | ||
53116e27 | 1682 | static void |
48db5a3c | 1683 | sh_do_fp_register (struct gdbarch *gdbarch, struct ui_file *file, int regnum) |
53116e27 EZ |
1684 | { /* do values for FP (float) regs */ |
1685 | char *raw_buffer; | |
617daa0e | 1686 | double flt; /* double extracted from raw hex data */ |
53116e27 EZ |
1687 | int inv; |
1688 | int j; | |
1689 | ||
1690 | /* Allocate space for the float. */ | |
48db5a3c | 1691 | raw_buffer = (char *) alloca (register_size (gdbarch, FP0_REGNUM)); |
53116e27 EZ |
1692 | |
1693 | /* Get the data in raw format. */ | |
48db5a3c | 1694 | if (!frame_register_read (get_selected_frame (), regnum, raw_buffer)) |
53116e27 EZ |
1695 | error ("can't read register %d (%s)", regnum, REGISTER_NAME (regnum)); |
1696 | ||
617daa0e | 1697 | /* Get the register as a number */ |
53116e27 EZ |
1698 | flt = unpack_double (builtin_type_float, raw_buffer, &inv); |
1699 | ||
1700 | /* Print the name and some spaces. */ | |
48db5a3c CV |
1701 | fputs_filtered (REGISTER_NAME (regnum), file); |
1702 | print_spaces_filtered (15 - strlen (REGISTER_NAME (regnum)), file); | |
53116e27 EZ |
1703 | |
1704 | /* Print the value. */ | |
93d56215 | 1705 | if (inv) |
48db5a3c | 1706 | fprintf_filtered (file, "<invalid float>"); |
93d56215 | 1707 | else |
48db5a3c | 1708 | fprintf_filtered (file, "%-10.9g", flt); |
53116e27 EZ |
1709 | |
1710 | /* Print the fp register as hex. */ | |
48db5a3c CV |
1711 | fprintf_filtered (file, "\t(raw 0x"); |
1712 | for (j = 0; j < register_size (gdbarch, regnum); j++) | |
53116e27 | 1713 | { |
221c12ff AC |
1714 | int idx = (TARGET_BYTE_ORDER == BFD_ENDIAN_BIG |
1715 | ? j | |
1716 | : register_size (gdbarch, regnum) - 1 - j); | |
48db5a3c | 1717 | fprintf_filtered (file, "%02x", (unsigned char) raw_buffer[idx]); |
53116e27 | 1718 | } |
48db5a3c CV |
1719 | fprintf_filtered (file, ")"); |
1720 | fprintf_filtered (file, "\n"); | |
53116e27 EZ |
1721 | } |
1722 | ||
1723 | static void | |
48db5a3c | 1724 | sh_do_register (struct gdbarch *gdbarch, struct ui_file *file, int regnum) |
53116e27 | 1725 | { |
123a958e | 1726 | char raw_buffer[MAX_REGISTER_SIZE]; |
53116e27 | 1727 | |
48db5a3c CV |
1728 | fputs_filtered (REGISTER_NAME (regnum), file); |
1729 | print_spaces_filtered (15 - strlen (REGISTER_NAME (regnum)), file); | |
53116e27 EZ |
1730 | |
1731 | /* Get the data in raw format. */ | |
48db5a3c CV |
1732 | if (!frame_register_read (get_selected_frame (), regnum, raw_buffer)) |
1733 | fprintf_filtered (file, "*value not available*\n"); | |
617daa0e | 1734 | |
48db5a3c CV |
1735 | val_print (gdbarch_register_type (gdbarch, regnum), raw_buffer, 0, 0, |
1736 | file, 'x', 1, 0, Val_pretty_default); | |
1737 | fprintf_filtered (file, "\t"); | |
1738 | val_print (gdbarch_register_type (gdbarch, regnum), raw_buffer, 0, 0, | |
1739 | file, 0, 1, 0, Val_pretty_default); | |
1740 | fprintf_filtered (file, "\n"); | |
53116e27 EZ |
1741 | } |
1742 | ||
1743 | static void | |
48db5a3c | 1744 | sh_print_register (struct gdbarch *gdbarch, struct ui_file *file, int regnum) |
53116e27 EZ |
1745 | { |
1746 | if (regnum < 0 || regnum >= NUM_REGS + NUM_PSEUDO_REGS) | |
8e65ff28 AC |
1747 | internal_error (__FILE__, __LINE__, |
1748 | "Invalid register number %d\n", regnum); | |
53116e27 | 1749 | |
e30839fe | 1750 | else if (regnum >= 0 && regnum < NUM_REGS) |
53116e27 | 1751 | { |
617daa0e CV |
1752 | if (TYPE_CODE (gdbarch_register_type (gdbarch, regnum)) == |
1753 | TYPE_CODE_FLT) | |
48db5a3c | 1754 | sh_do_fp_register (gdbarch, file, regnum); /* FP regs */ |
53116e27 | 1755 | else |
48db5a3c | 1756 | sh_do_register (gdbarch, file, regnum); /* All other regs */ |
53116e27 EZ |
1757 | } |
1758 | ||
1759 | else if (regnum < NUM_REGS + NUM_PSEUDO_REGS) | |
48db5a3c | 1760 | { |
55ff77ac | 1761 | sh_print_pseudo_register (gdbarch, file, regnum); |
48db5a3c | 1762 | } |
53116e27 EZ |
1763 | } |
1764 | ||
a78f21af | 1765 | static void |
48db5a3c CV |
1766 | sh_print_registers_info (struct gdbarch *gdbarch, struct ui_file *file, |
1767 | struct frame_info *frame, int regnum, int fpregs) | |
53116e27 EZ |
1768 | { |
1769 | if (regnum != -1) /* do one specified register */ | |
1770 | { | |
1771 | if (*(REGISTER_NAME (regnum)) == '\0') | |
1772 | error ("Not a valid register for the current processor type"); | |
1773 | ||
48db5a3c | 1774 | sh_print_register (gdbarch, file, regnum); |
53116e27 EZ |
1775 | } |
1776 | else | |
1777 | /* do all (or most) registers */ | |
1778 | { | |
1779 | regnum = 0; | |
1780 | while (regnum < NUM_REGS) | |
1781 | { | |
1782 | /* If the register name is empty, it is undefined for this | |
1783 | processor, so don't display anything. */ | |
1784 | if (REGISTER_NAME (regnum) == NULL | |
1785 | || *(REGISTER_NAME (regnum)) == '\0') | |
617daa0e | 1786 | { |
53116e27 EZ |
1787 | regnum++; |
1788 | continue; | |
1789 | } | |
1790 | ||
617daa0e CV |
1791 | if (TYPE_CODE (gdbarch_register_type (gdbarch, regnum)) == |
1792 | TYPE_CODE_FLT) | |
53116e27 EZ |
1793 | { |
1794 | if (fpregs) | |
1795 | { | |
1796 | /* true for "INFO ALL-REGISTERS" command */ | |
48db5a3c | 1797 | sh_do_fp_register (gdbarch, file, regnum); /* FP regs */ |
617daa0e | 1798 | regnum++; |
53116e27 EZ |
1799 | } |
1800 | else | |
f2ea0907 | 1801 | regnum += (FP_LAST_REGNUM - FP0_REGNUM); /* skip FP regs */ |
53116e27 EZ |
1802 | } |
1803 | else | |
1804 | { | |
48db5a3c | 1805 | sh_do_register (gdbarch, file, regnum); /* All other regs */ |
53116e27 EZ |
1806 | regnum++; |
1807 | } | |
1808 | } | |
1809 | ||
1810 | if (fpregs) | |
1811 | while (regnum < NUM_REGS + NUM_PSEUDO_REGS) | |
1812 | { | |
55ff77ac | 1813 | sh_print_pseudo_register (gdbarch, file, regnum); |
53116e27 EZ |
1814 | regnum++; |
1815 | } | |
1816 | } | |
1817 | } | |
1818 | ||
1a8629c7 MS |
1819 | #ifdef SVR4_SHARED_LIBS |
1820 | ||
1821 | /* Fetch (and possibly build) an appropriate link_map_offsets structure | |
1822 | for native i386 linux targets using the struct offsets defined in | |
1823 | link.h (but without actual reference to that file). | |
1824 | ||
1825 | This makes it possible to access i386-linux shared libraries from | |
1826 | a gdb that was not built on an i386-linux host (for cross debugging). | |
1827 | */ | |
1828 | ||
1829 | struct link_map_offsets * | |
1830 | sh_linux_svr4_fetch_link_map_offsets (void) | |
1831 | { | |
1832 | static struct link_map_offsets lmo; | |
1833 | static struct link_map_offsets *lmp = 0; | |
1834 | ||
1835 | if (lmp == 0) | |
1836 | { | |
1837 | lmp = &lmo; | |
1838 | ||
1839 | lmo.r_debug_size = 8; /* 20 not actual size but all we need */ | |
1840 | ||
1841 | lmo.r_map_offset = 4; | |
617daa0e | 1842 | lmo.r_map_size = 4; |
1a8629c7 MS |
1843 | |
1844 | lmo.link_map_size = 20; /* 552 not actual size but all we need */ | |
1845 | ||
1846 | lmo.l_addr_offset = 0; | |
617daa0e | 1847 | lmo.l_addr_size = 4; |
1a8629c7 MS |
1848 | |
1849 | lmo.l_name_offset = 4; | |
617daa0e | 1850 | lmo.l_name_size = 4; |
1a8629c7 MS |
1851 | |
1852 | lmo.l_next_offset = 12; | |
617daa0e | 1853 | lmo.l_next_size = 4; |
1a8629c7 MS |
1854 | |
1855 | lmo.l_prev_offset = 16; | |
617daa0e | 1856 | lmo.l_prev_size = 4; |
1a8629c7 MS |
1857 | } |
1858 | ||
617daa0e | 1859 | return lmp; |
1a8629c7 MS |
1860 | } |
1861 | #endif /* SVR4_SHARED_LIBS */ | |
1862 | ||
2f14585c JR |
1863 | static int |
1864 | sh_dsp_register_sim_regno (int nr) | |
1865 | { | |
1866 | if (legacy_register_sim_regno (nr) < 0) | |
1867 | return legacy_register_sim_regno (nr); | |
f2ea0907 CV |
1868 | if (nr >= DSR_REGNUM && nr <= Y1_REGNUM) |
1869 | return nr - DSR_REGNUM + SIM_SH_DSR_REGNUM; | |
1870 | if (nr == MOD_REGNUM) | |
2f14585c | 1871 | return SIM_SH_MOD_REGNUM; |
f2ea0907 | 1872 | if (nr == RS_REGNUM) |
2f14585c | 1873 | return SIM_SH_RS_REGNUM; |
f2ea0907 | 1874 | if (nr == RE_REGNUM) |
2f14585c | 1875 | return SIM_SH_RE_REGNUM; |
f2ea0907 CV |
1876 | if (nr >= R0_BANK_REGNUM && nr <= R7_BANK_REGNUM) |
1877 | return nr - R0_BANK_REGNUM + SIM_SH_R0_BANK_REGNUM; | |
2f14585c JR |
1878 | return nr; |
1879 | } | |
1c0159e0 CV |
1880 | |
1881 | static struct sh_frame_cache * | |
1882 | sh_alloc_frame_cache (void) | |
1883 | { | |
1884 | struct sh_frame_cache *cache; | |
1885 | int i; | |
1886 | ||
1887 | cache = FRAME_OBSTACK_ZALLOC (struct sh_frame_cache); | |
1888 | ||
1889 | /* Base address. */ | |
1890 | cache->base = 0; | |
1891 | cache->saved_sp = 0; | |
1892 | cache->sp_offset = 0; | |
1893 | cache->pc = 0; | |
1894 | ||
1895 | /* Frameless until proven otherwise. */ | |
1896 | cache->uses_fp = 0; | |
617daa0e | 1897 | |
1c0159e0 CV |
1898 | /* Saved registers. We initialize these to -1 since zero is a valid |
1899 | offset (that's where fp is supposed to be stored). */ | |
1900 | for (i = 0; i < SH_NUM_REGS; i++) | |
1901 | { | |
1902 | cache->saved_regs[i] = -1; | |
1903 | } | |
617daa0e | 1904 | |
1c0159e0 | 1905 | return cache; |
617daa0e | 1906 | } |
1c0159e0 CV |
1907 | |
1908 | static struct sh_frame_cache * | |
1909 | sh_frame_cache (struct frame_info *next_frame, void **this_cache) | |
1910 | { | |
1911 | struct sh_frame_cache *cache; | |
1912 | CORE_ADDR current_pc; | |
1913 | int i; | |
1914 | ||
1915 | if (*this_cache) | |
1916 | return *this_cache; | |
1917 | ||
1918 | cache = sh_alloc_frame_cache (); | |
1919 | *this_cache = cache; | |
1920 | ||
1921 | /* In principle, for normal frames, fp holds the frame pointer, | |
1922 | which holds the base address for the current stack frame. | |
1923 | However, for functions that don't need it, the frame pointer is | |
1924 | optional. For these "frameless" functions the frame pointer is | |
1925 | actually the frame pointer of the calling frame. */ | |
1926 | cache->base = frame_unwind_register_unsigned (next_frame, FP_REGNUM); | |
1927 | if (cache->base == 0) | |
1928 | return cache; | |
1929 | ||
1930 | cache->pc = frame_func_unwind (next_frame); | |
1931 | current_pc = frame_pc_unwind (next_frame); | |
1932 | if (cache->pc != 0) | |
1933 | sh_analyze_prologue (cache->pc, current_pc, cache); | |
617daa0e | 1934 | |
1c0159e0 CV |
1935 | if (!cache->uses_fp) |
1936 | { | |
1937 | /* We didn't find a valid frame, which means that CACHE->base | |
1938 | currently holds the frame pointer for our calling frame. If | |
1939 | we're at the start of a function, or somewhere half-way its | |
1940 | prologue, the function's frame probably hasn't been fully | |
1941 | setup yet. Try to reconstruct the base address for the stack | |
1942 | frame by looking at the stack pointer. For truly "frameless" | |
1943 | functions this might work too. */ | |
1944 | cache->base = frame_unwind_register_unsigned (next_frame, SP_REGNUM); | |
1945 | } | |
1946 | ||
1947 | /* Now that we have the base address for the stack frame we can | |
1948 | calculate the value of sp in the calling frame. */ | |
1949 | cache->saved_sp = cache->base + cache->sp_offset; | |
1950 | ||
1951 | /* Adjust all the saved registers such that they contain addresses | |
1952 | instead of offsets. */ | |
1953 | for (i = 0; i < SH_NUM_REGS; i++) | |
1954 | if (cache->saved_regs[i] != -1) | |
1955 | cache->saved_regs[i] = cache->saved_sp - cache->saved_regs[i] - 4; | |
1956 | ||
1957 | return cache; | |
1958 | } | |
1959 | ||
1960 | static void | |
1961 | sh_frame_prev_register (struct frame_info *next_frame, void **this_cache, | |
1962 | int regnum, int *optimizedp, | |
1963 | enum lval_type *lvalp, CORE_ADDR *addrp, | |
1964 | int *realnump, void *valuep) | |
1965 | { | |
1966 | struct sh_frame_cache *cache = sh_frame_cache (next_frame, this_cache); | |
1967 | ||
1968 | gdb_assert (regnum >= 0); | |
1969 | ||
1970 | if (regnum == SP_REGNUM && cache->saved_sp) | |
1971 | { | |
1972 | *optimizedp = 0; | |
1973 | *lvalp = not_lval; | |
1974 | *addrp = 0; | |
1975 | *realnump = -1; | |
1976 | if (valuep) | |
617daa0e CV |
1977 | { |
1978 | /* Store the value. */ | |
1979 | store_unsigned_integer (valuep, 4, cache->saved_sp); | |
1980 | } | |
1c0159e0 CV |
1981 | return; |
1982 | } | |
1983 | ||
1984 | /* The PC of the previous frame is stored in the PR register of | |
1985 | the current frame. Frob regnum so that we pull the value from | |
1986 | the correct place. */ | |
1987 | if (regnum == PC_REGNUM) | |
1988 | regnum = PR_REGNUM; | |
1989 | ||
1990 | if (regnum < SH_NUM_REGS && cache->saved_regs[regnum] != -1) | |
1991 | { | |
1992 | *optimizedp = 0; | |
1993 | *lvalp = lval_memory; | |
1994 | *addrp = cache->saved_regs[regnum]; | |
1995 | *realnump = -1; | |
1996 | if (valuep) | |
617daa0e CV |
1997 | { |
1998 | /* Read the value in from memory. */ | |
1999 | read_memory (*addrp, valuep, | |
2000 | register_size (current_gdbarch, regnum)); | |
2001 | } | |
1c0159e0 CV |
2002 | return; |
2003 | } | |
2004 | ||
2005 | frame_register_unwind (next_frame, regnum, | |
617daa0e | 2006 | optimizedp, lvalp, addrp, realnump, valuep); |
1c0159e0 CV |
2007 | } |
2008 | ||
2009 | static void | |
2010 | sh_frame_this_id (struct frame_info *next_frame, void **this_cache, | |
617daa0e CV |
2011 | struct frame_id *this_id) |
2012 | { | |
1c0159e0 CV |
2013 | struct sh_frame_cache *cache = sh_frame_cache (next_frame, this_cache); |
2014 | ||
2015 | /* This marks the outermost frame. */ | |
2016 | if (cache->base == 0) | |
2017 | return; | |
2018 | ||
2019 | *this_id = frame_id_build (cache->saved_sp, cache->pc); | |
617daa0e | 2020 | } |
1c0159e0 | 2021 | |
617daa0e | 2022 | static const struct frame_unwind sh_frame_unwind = { |
1c0159e0 CV |
2023 | NORMAL_FRAME, |
2024 | sh_frame_this_id, | |
2025 | sh_frame_prev_register | |
2026 | }; | |
2027 | ||
2028 | static const struct frame_unwind * | |
2029 | sh_frame_sniffer (struct frame_info *next_frame) | |
2030 | { | |
2031 | return &sh_frame_unwind; | |
2032 | } | |
2033 | ||
2034 | static CORE_ADDR | |
2035 | sh_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame) | |
2036 | { | |
2037 | return frame_unwind_register_unsigned (next_frame, SP_REGNUM); | |
2038 | } | |
2039 | ||
2040 | static CORE_ADDR | |
2041 | sh_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame) | |
2042 | { | |
2043 | return frame_unwind_register_unsigned (next_frame, PC_REGNUM); | |
2044 | } | |
2045 | ||
2046 | static struct frame_id | |
2047 | sh_unwind_dummy_id (struct gdbarch *gdbarch, struct frame_info *next_frame) | |
2048 | { | |
2049 | return frame_id_build (sh_unwind_sp (gdbarch, next_frame), | |
2050 | frame_pc_unwind (next_frame)); | |
2051 | } | |
2052 | ||
2053 | static CORE_ADDR | |
2054 | sh_frame_base_address (struct frame_info *next_frame, void **this_cache) | |
617daa0e | 2055 | { |
1c0159e0 | 2056 | struct sh_frame_cache *cache = sh_frame_cache (next_frame, this_cache); |
617daa0e | 2057 | |
1c0159e0 CV |
2058 | return cache->base; |
2059 | } | |
617daa0e CV |
2060 | |
2061 | static const struct frame_base sh_frame_base = { | |
1c0159e0 CV |
2062 | &sh_frame_unwind, |
2063 | sh_frame_base_address, | |
2064 | sh_frame_base_address, | |
2065 | sh_frame_base_address | |
617daa0e | 2066 | }; |
1c0159e0 CV |
2067 | |
2068 | /* The epilogue is defined here as the area at the end of a function, | |
2069 | either on the `ret' instruction itself or after an instruction which | |
2070 | destroys the function's stack frame. */ | |
2071 | static int | |
2072 | sh_in_function_epilogue_p (struct gdbarch *gdbarch, CORE_ADDR pc) | |
2073 | { | |
2074 | CORE_ADDR func_addr = 0, func_end = 0; | |
2075 | ||
2076 | if (find_pc_partial_function (pc, NULL, &func_addr, &func_end)) | |
2077 | { | |
2078 | ULONGEST inst; | |
2079 | /* The sh epilogue is max. 14 bytes long. Give another 14 bytes | |
2080 | for a nop and some fixed data (e.g. big offsets) which are | |
617daa0e CV |
2081 | unfortunately also treated as part of the function (which |
2082 | means, they are below func_end. */ | |
1c0159e0 CV |
2083 | CORE_ADDR addr = func_end - 28; |
2084 | if (addr < func_addr + 4) | |
617daa0e | 2085 | addr = func_addr + 4; |
1c0159e0 CV |
2086 | if (pc < addr) |
2087 | return 0; | |
2088 | ||
2089 | /* First search forward until hitting an rts. */ | |
2090 | while (addr < func_end | |
617daa0e | 2091 | && !IS_RTS (read_memory_unsigned_integer (addr, 2))) |
1c0159e0 CV |
2092 | addr += 2; |
2093 | if (addr >= func_end) | |
617daa0e | 2094 | return 0; |
1c0159e0 CV |
2095 | |
2096 | /* At this point we should find a mov.l @r15+,r14 instruction, | |
2097 | either before or after the rts. If not, then the function has | |
617daa0e | 2098 | probably no "normal" epilogue and we bail out here. */ |
1c0159e0 CV |
2099 | inst = read_memory_unsigned_integer (addr - 2, 2); |
2100 | if (IS_RESTORE_FP (read_memory_unsigned_integer (addr - 2, 2))) | |
617daa0e | 2101 | addr -= 2; |
1c0159e0 CV |
2102 | else if (!IS_RESTORE_FP (read_memory_unsigned_integer (addr + 2, 2))) |
2103 | return 0; | |
2104 | ||
2105 | /* Step over possible lds.l @r15+,pr. */ | |
2106 | inst = read_memory_unsigned_integer (addr - 2, 2); | |
2107 | if (IS_LDS (inst)) | |
617daa0e | 2108 | { |
1c0159e0 CV |
2109 | addr -= 2; |
2110 | inst = read_memory_unsigned_integer (addr - 2, 2); | |
2111 | } | |
2112 | ||
2113 | /* Step over possible mov r14,r15. */ | |
2114 | if (IS_MOV_FP_SP (inst)) | |
617daa0e | 2115 | { |
1c0159e0 CV |
2116 | addr -= 2; |
2117 | inst = read_memory_unsigned_integer (addr - 2, 2); | |
2118 | } | |
2119 | ||
2120 | /* Now check for FP adjustments, using add #imm,r14 or add rX, r14 | |
2121 | instructions. */ | |
2122 | while (addr > func_addr + 4 | |
617daa0e | 2123 | && (IS_ADD_REG_TO_FP (inst) || IS_ADD_IMM_FP (inst))) |
1c0159e0 CV |
2124 | { |
2125 | addr -= 2; | |
2126 | inst = read_memory_unsigned_integer (addr - 2, 2); | |
2127 | } | |
2128 | ||
2129 | if (pc >= addr) | |
2130 | return 1; | |
2131 | } | |
2132 | return 0; | |
2133 | } | |
2134 | ||
cc17453a EZ |
2135 | static gdbarch_init_ftype sh_gdbarch_init; |
2136 | ||
2137 | static struct gdbarch * | |
fba45db2 | 2138 | sh_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches) |
cc17453a | 2139 | { |
cc17453a | 2140 | struct gdbarch *gdbarch; |
d658f924 | 2141 | |
55ff77ac CV |
2142 | sh_show_regs = sh_generic_show_regs; |
2143 | switch (info.bfd_arch_info->mach) | |
2144 | { | |
617daa0e CV |
2145 | case bfd_mach_sh2e: |
2146 | sh_show_regs = sh2e_show_regs; | |
2147 | break; | |
2148 | case bfd_mach_sh_dsp: | |
2149 | sh_show_regs = sh_dsp_show_regs; | |
2150 | break; | |
55ff77ac | 2151 | |
617daa0e CV |
2152 | case bfd_mach_sh3: |
2153 | sh_show_regs = sh3_show_regs; | |
2154 | break; | |
55ff77ac | 2155 | |
617daa0e CV |
2156 | case bfd_mach_sh3e: |
2157 | sh_show_regs = sh3e_show_regs; | |
2158 | break; | |
55ff77ac | 2159 | |
617daa0e | 2160 | case bfd_mach_sh3_dsp: |
474e5826 | 2161 | case bfd_mach_sh4al_dsp: |
617daa0e CV |
2162 | sh_show_regs = sh3_dsp_show_regs; |
2163 | break; | |
55ff77ac | 2164 | |
617daa0e | 2165 | case bfd_mach_sh4: |
474e5826 | 2166 | case bfd_mach_sh4a: |
617daa0e CV |
2167 | sh_show_regs = sh4_show_regs; |
2168 | break; | |
55ff77ac | 2169 | |
474e5826 CV |
2170 | case bfd_mach_sh4_nofpu: |
2171 | case bfd_mach_sh4a_nofpu: | |
2172 | sh_show_regs = sh4_nofpu_show_regs; | |
2173 | break; | |
2174 | ||
617daa0e CV |
2175 | case bfd_mach_sh5: |
2176 | sh_show_regs = sh64_show_regs; | |
2177 | /* SH5 is handled entirely in sh64-tdep.c */ | |
2178 | return sh64_gdbarch_init (info, arches); | |
55ff77ac CV |
2179 | } |
2180 | ||
4be87837 DJ |
2181 | /* If there is already a candidate, use it. */ |
2182 | arches = gdbarch_list_lookup_by_info (arches, &info); | |
2183 | if (arches != NULL) | |
2184 | return arches->gdbarch; | |
cc17453a EZ |
2185 | |
2186 | /* None found, create a new architecture from the information | |
2187 | provided. */ | |
f2ea0907 | 2188 | gdbarch = gdbarch_alloc (&info, NULL); |
cc17453a | 2189 | |
48db5a3c CV |
2190 | set_gdbarch_short_bit (gdbarch, 2 * TARGET_CHAR_BIT); |
2191 | set_gdbarch_int_bit (gdbarch, 4 * TARGET_CHAR_BIT); | |
ec920329 | 2192 | set_gdbarch_long_bit (gdbarch, 4 * TARGET_CHAR_BIT); |
48db5a3c CV |
2193 | set_gdbarch_long_long_bit (gdbarch, 8 * TARGET_CHAR_BIT); |
2194 | set_gdbarch_float_bit (gdbarch, 4 * TARGET_CHAR_BIT); | |
2195 | set_gdbarch_double_bit (gdbarch, 8 * TARGET_CHAR_BIT); | |
2196 | set_gdbarch_long_double_bit (gdbarch, 8 * TARGET_CHAR_BIT); | |
a38d2a54 | 2197 | set_gdbarch_ptr_bit (gdbarch, 4 * TARGET_CHAR_BIT); |
48db5a3c | 2198 | |
f2ea0907 | 2199 | set_gdbarch_num_regs (gdbarch, SH_NUM_REGS); |
a38d2a54 | 2200 | set_gdbarch_sp_regnum (gdbarch, 15); |
a38d2a54 | 2201 | set_gdbarch_pc_regnum (gdbarch, 16); |
48db5a3c CV |
2202 | set_gdbarch_fp0_regnum (gdbarch, -1); |
2203 | set_gdbarch_num_pseudo_regs (gdbarch, 0); | |
2204 | ||
1c0159e0 CV |
2205 | set_gdbarch_register_type (gdbarch, sh_default_register_type); |
2206 | ||
2207 | set_gdbarch_print_registers_info (gdbarch, sh_print_registers_info); | |
2208 | ||
eaf90c5d | 2209 | set_gdbarch_breakpoint_from_pc (gdbarch, sh_breakpoint_from_pc); |
3bbfbb92 | 2210 | set_gdbarch_use_struct_convention (gdbarch, sh_use_struct_convention); |
48db5a3c | 2211 | |
2bf0cb65 | 2212 | set_gdbarch_print_insn (gdbarch, gdb_print_insn_sh); |
2f14585c | 2213 | set_gdbarch_register_sim_regno (gdbarch, legacy_register_sim_regno); |
48db5a3c CV |
2214 | |
2215 | set_gdbarch_write_pc (gdbarch, generic_target_write_pc); | |
2216 | ||
1c0159e0 CV |
2217 | set_gdbarch_store_return_value (gdbarch, sh_default_store_return_value); |
2218 | set_gdbarch_extract_return_value (gdbarch, sh_default_extract_return_value); | |
74055713 | 2219 | set_gdbarch_deprecated_extract_struct_value_address (gdbarch, sh_extract_struct_value_address); |
1c0159e0 | 2220 | |
48db5a3c CV |
2221 | set_gdbarch_skip_prologue (gdbarch, sh_skip_prologue); |
2222 | set_gdbarch_inner_than (gdbarch, core_addr_lessthan); | |
48db5a3c | 2223 | |
1c0159e0 CV |
2224 | set_gdbarch_push_dummy_call (gdbarch, sh_push_dummy_call_nofpu); |
2225 | ||
1c0159e0 CV |
2226 | set_gdbarch_frameless_function_invocation (gdbarch, |
2227 | frameless_look_for_prologue); | |
48db5a3c CV |
2228 | set_gdbarch_believe_pcc_promotion (gdbarch, 1); |
2229 | ||
19f59343 | 2230 | set_gdbarch_frame_align (gdbarch, sh_frame_align); |
1c0159e0 CV |
2231 | set_gdbarch_unwind_sp (gdbarch, sh_unwind_sp); |
2232 | set_gdbarch_unwind_pc (gdbarch, sh_unwind_pc); | |
2233 | set_gdbarch_unwind_dummy_id (gdbarch, sh_unwind_dummy_id); | |
2234 | frame_base_set_default (gdbarch, &sh_frame_base); | |
2235 | ||
617daa0e | 2236 | set_gdbarch_in_function_epilogue_p (gdbarch, sh_in_function_epilogue_p); |
cc17453a EZ |
2237 | |
2238 | switch (info.bfd_arch_info->mach) | |
8db62801 | 2239 | { |
cc17453a | 2240 | case bfd_mach_sh: |
48db5a3c | 2241 | set_gdbarch_register_name (gdbarch, sh_sh_register_name); |
cc17453a | 2242 | break; |
1c0159e0 | 2243 | |
cc17453a | 2244 | case bfd_mach_sh2: |
48db5a3c | 2245 | set_gdbarch_register_name (gdbarch, sh_sh_register_name); |
617daa0e | 2246 | break; |
1c0159e0 | 2247 | |
2d188dd3 | 2248 | case bfd_mach_sh2e: |
48db5a3c CV |
2249 | /* doubles on sh2e and sh3e are actually 4 byte. */ |
2250 | set_gdbarch_double_bit (gdbarch, 4 * TARGET_CHAR_BIT); | |
2251 | ||
2252 | set_gdbarch_register_name (gdbarch, sh_sh2e_register_name); | |
48db5a3c | 2253 | set_gdbarch_register_type (gdbarch, sh_sh3e_register_type); |
2d188dd3 | 2254 | set_gdbarch_fp0_regnum (gdbarch, 25); |
48db5a3c | 2255 | set_gdbarch_store_return_value (gdbarch, sh3e_sh4_store_return_value); |
617daa0e CV |
2256 | set_gdbarch_extract_return_value (gdbarch, |
2257 | sh3e_sh4_extract_return_value); | |
6df2bf50 | 2258 | set_gdbarch_push_dummy_call (gdbarch, sh_push_dummy_call_fpu); |
2d188dd3 | 2259 | break; |
1c0159e0 | 2260 | |
cc17453a | 2261 | case bfd_mach_sh_dsp: |
48db5a3c | 2262 | set_gdbarch_register_name (gdbarch, sh_sh_dsp_register_name); |
2f14585c | 2263 | set_gdbarch_register_sim_regno (gdbarch, sh_dsp_register_sim_regno); |
cc17453a | 2264 | break; |
1c0159e0 | 2265 | |
cc17453a | 2266 | case bfd_mach_sh3: |
48db5a3c | 2267 | set_gdbarch_register_name (gdbarch, sh_sh3_register_name); |
cc17453a | 2268 | break; |
1c0159e0 | 2269 | |
cc17453a | 2270 | case bfd_mach_sh3e: |
48db5a3c CV |
2271 | /* doubles on sh2e and sh3e are actually 4 byte. */ |
2272 | set_gdbarch_double_bit (gdbarch, 4 * TARGET_CHAR_BIT); | |
2273 | ||
2274 | set_gdbarch_register_name (gdbarch, sh_sh3e_register_name); | |
48db5a3c | 2275 | set_gdbarch_register_type (gdbarch, sh_sh3e_register_type); |
cc17453a | 2276 | set_gdbarch_fp0_regnum (gdbarch, 25); |
48db5a3c | 2277 | set_gdbarch_store_return_value (gdbarch, sh3e_sh4_store_return_value); |
617daa0e CV |
2278 | set_gdbarch_extract_return_value (gdbarch, |
2279 | sh3e_sh4_extract_return_value); | |
6df2bf50 | 2280 | set_gdbarch_push_dummy_call (gdbarch, sh_push_dummy_call_fpu); |
cc17453a | 2281 | break; |
1c0159e0 | 2282 | |
cc17453a | 2283 | case bfd_mach_sh3_dsp: |
48db5a3c | 2284 | set_gdbarch_register_name (gdbarch, sh_sh3_dsp_register_name); |
48db5a3c | 2285 | set_gdbarch_register_sim_regno (gdbarch, sh_dsp_register_sim_regno); |
cc17453a | 2286 | break; |
1c0159e0 | 2287 | |
cc17453a | 2288 | case bfd_mach_sh4: |
474e5826 | 2289 | case bfd_mach_sh4a: |
48db5a3c | 2290 | set_gdbarch_register_name (gdbarch, sh_sh4_register_name); |
48db5a3c | 2291 | set_gdbarch_register_type (gdbarch, sh_sh4_register_type); |
cc17453a | 2292 | set_gdbarch_fp0_regnum (gdbarch, 25); |
53116e27 | 2293 | set_gdbarch_num_pseudo_regs (gdbarch, 12); |
d8124050 AC |
2294 | set_gdbarch_pseudo_register_read (gdbarch, sh_pseudo_register_read); |
2295 | set_gdbarch_pseudo_register_write (gdbarch, sh_pseudo_register_write); | |
48db5a3c | 2296 | set_gdbarch_store_return_value (gdbarch, sh3e_sh4_store_return_value); |
617daa0e CV |
2297 | set_gdbarch_extract_return_value (gdbarch, |
2298 | sh3e_sh4_extract_return_value); | |
6df2bf50 | 2299 | set_gdbarch_push_dummy_call (gdbarch, sh_push_dummy_call_fpu); |
cc17453a | 2300 | break; |
1c0159e0 | 2301 | |
474e5826 CV |
2302 | case bfd_mach_sh4_nofpu: |
2303 | case bfd_mach_sh4a_nofpu: | |
2304 | set_gdbarch_register_name (gdbarch, sh_sh4_nofpu_register_name); | |
2305 | break; | |
2306 | ||
2307 | case bfd_mach_sh4al_dsp: | |
2308 | set_gdbarch_register_name (gdbarch, sh_sh4al_dsp_register_name); | |
2309 | set_gdbarch_register_sim_regno (gdbarch, sh_dsp_register_sim_regno); | |
2310 | break; | |
2311 | ||
cc17453a | 2312 | default: |
b58cbbf2 | 2313 | set_gdbarch_register_name (gdbarch, sh_sh_register_name); |
cc17453a | 2314 | break; |
8db62801 | 2315 | } |
cc17453a | 2316 | |
4be87837 DJ |
2317 | /* Hook in ABI-specific overrides, if they have been registered. */ |
2318 | gdbarch_init_osabi (info, gdbarch); | |
d658f924 | 2319 | |
1c0159e0 CV |
2320 | frame_unwind_append_sniffer (gdbarch, dwarf2_frame_sniffer); |
2321 | frame_unwind_append_sniffer (gdbarch, sh_frame_sniffer); | |
2322 | ||
cc17453a | 2323 | return gdbarch; |
8db62801 EZ |
2324 | } |
2325 | ||
617daa0e | 2326 | extern initialize_file_ftype _initialize_sh_tdep; /* -Wmissing-prototypes */ |
a78f21af | 2327 | |
c906108c | 2328 | void |
fba45db2 | 2329 | _initialize_sh_tdep (void) |
c906108c SS |
2330 | { |
2331 | struct cmd_list_element *c; | |
617daa0e | 2332 | |
f2ea0907 | 2333 | gdbarch_register (bfd_arch_sh, sh_gdbarch_init, NULL); |
c906108c | 2334 | |
53116e27 | 2335 | add_com ("regs", class_vars, sh_show_regs_command, "Print all registers"); |
c906108c | 2336 | } |