Automatic Copyright Year update after running gdb/copyright.py
[deliverable/binutils-gdb.git] / gdb / testsuite / gdb.xml / tdesc-regs.exp
CommitLineData
88b9d363 1# Copyright 2007-2022 Free Software Foundation, Inc.
123dc839
DJ
2
3# This program is free software; you can redistribute it and/or modify
4# it under the terms of the GNU General Public License as published by
e22f8b7c 5# the Free Software Foundation; either version 3 of the License, or
123dc839
DJ
6# (at your option) any later version.
7#
8# This program is distributed in the hope that it will be useful,
9# but WITHOUT ANY WARRANTY; without even the implied warranty of
10# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11# GNU General Public License for more details.
12#
13# You should have received a copy of the GNU General Public License
e22f8b7c 14# along with this program. If not, see <http://www.gnu.org/licenses/>.
123dc839
DJ
15
16if {[gdb_skip_xml_test]} {
17 unsupported "tdesc-regs.exp"
18 return -1
19}
20
21gdb_start
22
23# To test adding registers, we need a core set of registers for this
24# architecture, or the description will be rejected.
25
26set core-regs ""
7cc46491 27set regdir ""
90884b2b 28set architecture ""
123dc839 29switch -glob -- [istarget] {
21613c12
YQ
30 "aarch64*-*-*" {
31 set core-regs {aarch64-core.xml}
32 }
ad0a504f
AK
33 "arc*-*-*" {
34 set architecture "arc:ARCv2"
3eccb1c8
SV
35 set regdir "arc/"
36 set core-regs {v2-core.xml v2-aux.xml}
ad0a504f 37 }
810cfdbb 38 "arm*-*-*" {
1d0e042a 39 set regdir "arm/"
f8b73d13
DJ
40 set core-regs {arm-core.xml}
41 }
276a961b
MK
42 "*m68k-*-*" {
43 set core-regs {m68k-core.xml}
44 }
f8b73d13 45 "mips*-*-*" {
1faeff08 46 set core-regs {mips-cpu.xml mips-cp0.xml mips-fpu.xml mips-dsp.xml}
123dc839 47 }
a28d8e50
YTL
48 "nds32*-*-*" {
49 set core-regs {nds32-core.xml}
50 }
2dd6254d
SL
51 "nios2-*-*" {
52 set core-regs {nios2-cpu.xml}
53 }
fe49c6f5
SH
54 "or1k-*-*" {
55 set core-regs {or1k-core.xml}
56 }
7cc46491
DJ
57 "powerpc*-*-*" {
58 set regdir "rs6000/"
59 set core-regs {power-core.xml}
60 }
7803799a
UW
61 "s390*-*-*" {
62 set core-regs {s390-core32.xml s390-acr.xml s390-fpr.xml}
63 }
3f7b46f2
IR
64 "sparc-*-*" {
65 set regdir "sparc/"
66 set core-regs {sparc32-cpu.xml sparc32-fpu.xml sparc32-cp0.xml}
67 }
68 "sparc64-*-*" {
69 set architecture "sparc:v9"
70 set regdir "sparc/"
71 set core-regs {sparc64-cpu.xml sparc64-fpu.xml sparc64-cp0.xml}
72 }
d93f7b5c
YQ
73 "tic6x-*-*" {
74 set core-regs {tic6x-core.xml}
75 }
90884b2b
L
76 "i?86-*-*" {
77 set architecture "i386"
78 set regdir "i386/"
79 set core-regs {32bit-core.xml 32bit-sse.xml}
80 }
81 "x86_64-*-*" {
82 set architecture "i386:x86-64"
83 set regdir "i386/"
84 set core-regs {64bit-core.xml 64bit-sse.xml}
85 }
123dc839
DJ
86}
87
88# If no core registers were specified, assume this target does not
89# support target-defined registers. Verify that we get a warning if
90# we try to use them. This not only tests the warning, but also
91# reminds maintainers to add test support when they add the feature.
b22089ab
YQ
92
93set single_reg_xml [gdb_remote_download host \
94 "$srcdir/$subdir/single-reg.xml"]
95
123dc839 96if {[string equal ${core-regs} ""]} {
b22089ab 97 gdb_test "set tdesc file $single_reg_xml" \
123dc839
DJ
98 "warning: Target-supplied registers are not supported.*" \
99 "set tdesc file single-reg.xml"
100 unsupported "register tests"
101 return 0
102}
103
104# Otherwise, we support both XML and target defined registers.
105
106# Make sure we reject a description missing standard registers,
107# like the PC.
b22089ab 108gdb_test "set tdesc file $single_reg_xml" \
123dc839
DJ
109 "warning: Architecture rejected target-supplied description" \
110 "set tdesc file single-reg.xml"
111
112# Copy the core registers into the objdir if necessary, so that they
113# will be found by <xi:include>.
f8b73d13 114foreach src ${core-regs} {
cfb7b9a3
TT
115 set remote_filename($src) \
116 [gdb_remote_download host "$srcdir/../features/$regdir$src"]
f8b73d13 117}
123dc839
DJ
118
119# Similarly, we need to copy files under test into the objdir.
81516450 120proc load_description { file errmsg xml_file } {
123dc839
DJ
121 global srcdir
122 global subdir
123 global gdb_prompt
f8b73d13 124 global core-regs
90884b2b 125 global architecture
cfb7b9a3 126 global remote_filename
123dc839 127
81516450 128 set regs_file [standard_output_file $xml_file]
cfb7b9a3
TT
129
130 file delete $regs_file
f8b73d13 131 set ifd [open "$srcdir/$subdir/$file" r]
cfb7b9a3 132 set ofd [open $regs_file w]
f8b73d13
DJ
133 while {[gets $ifd line] >= 0} {
134 if {[regexp {<xi:include href="core-regs.xml"/>} $line]} {
90884b2b
L
135 if {! [string equal ${architecture} ""]} {
136 puts $ofd " <architecture>${architecture}</architecture>"
137 }
f8b73d13
DJ
138 foreach src ${core-regs} {
139 puts $ofd " <xi:include href=\"$src\"/>"
140 }
141 } else {
142 puts $ofd $line
143 }
144 }
145 close $ifd
146 close $ofd
cfb7b9a3
TT
147
148 if {[is_remote host]} {
87f83f20 149 set regs_file [remote_download host "$regs_file" $xml_file]
cfb7b9a3 150 }
123dc839
DJ
151
152 # Anchor the test output, so that error messages are detected.
cfb7b9a3 153 set cmd "set tdesc filename [file tail $regs_file]"
81516450 154 set msg "set tdesc filename $xml_file - from $file"
123dc839
DJ
155 set cmd_regex [string_to_regexp $cmd]
156 gdb_test_multiple $cmd $msg {
157 -re "^$cmd_regex\r\n$errmsg$gdb_prompt $" {
158 pass $msg
159 }
160 }
cfb7b9a3
TT
161}
162
163if {![is_remote host]} {
164 gdb_test "cd [standard_output_file {}]" "Working directory .*" \
165 "cd to directory holding xml"
123dc839
DJ
166}
167
81516450 168load_description "extra-regs.xml" "" "test-extra-regs.xml"
87f83f20 169gdb_test "ptype \$extrareg" "type = (int32_t|int|long|long long)"
123dc839 170gdb_test "ptype \$uintreg" "type = uint32_t"
42056501 171gdb_test "ptype \$vecreg" "type = int8_t __attribute__ \\(\\(vector_size\\(4\\)\\)\\)"
123dc839 172gdb_test "ptype \$unionreg" \
e86ca25f 173 "type = union vecint {\r\n *v4int8 v4;\r\n *v2int16 v2;\r\n}"
42056501 174gdb_test "ptype \$unionreg.v4" "type = int8_t __attribute__ \\(\\(vector_size\\(4\\)\\)\\)"
f5dff777
DJ
175gdb_test "ptype \$structreg" \
176 "type = struct struct1 {\r\n *v4int8 v4;\r\n *v2int16 v2;\r\n}"
42056501 177gdb_test "ptype \$structreg.v4" "type = int8_t __attribute__ \\(\\(vector_size\\(4\\)\\)\\)"
f5dff777
DJ
178gdb_test "ptype \$bitfields" \
179 "type = struct struct2 {\r\n *uint64_t f1 : 35;\r\n *uint64_t f2 : 1;\r\n}"
81516450 180gdb_test "ptype \$flags" \
ee8da4b8 181 "type = flag flags {\r\n *bool X @0;\r\n *uint32_t Y @2;\r\n}"
81516450 182gdb_test "ptype \$mixed_flags" \
e86ca25f 183 "type = flag mixed_flags {\r\n *bool A @0;\r\n *uint32_t B @1-3;\r\n *bool C @4;\r\n *uint32_t D @5;\r\n *uint32_t @6-7;\r\n *enum Z_values {yes = 1, no = 0, maybe = 2, so} Z @8-9;\r\n}"
cef0f868
SH
184# Reggroups should have at least general and the extra foo group
185gdb_test "maintenance print reggroups" \
186 " Group\[ \t\]+Type\[ \t\]+\r\n.* general\[ \t\]+user\[ \t\]+\r\n.* foo\[ \t\]+user\[ \t\]+"
123dc839 187
c9f3b40e
TV
188with_test_prefix "core-only.xml" {
189 load_description "core-only.xml" "" "test-regs.xml"
190 # The extra register from the previous description should be gone.
191 gdb_test "ptype \$extrareg" "type = void"
192}
This page took 1.661635 seconds and 4 git commands to generate.