x86: Update GNU_PROPERTY_X86_XXX macros
[deliverable/binutils-gdb.git] / include / ChangeLog
CommitLineData
a9eafb08
L
12018-08-24 H.J. Lu <hongjiu.lu@intel.com>
2
3 * elf/common.h (GNU_PROPERTY_X86_ISA_1_USED): Renamed to ...
4 (GNU_PROPERTY_X86_COMPAT_ISA_1_USED): This.
5 (GNU_PROPERTY_X86_ISA_1_NEEDED): Renamed to ...
6 (GNU_PROPERTY_X86_COMPAT_ISA_1_NEEDED): This.
7 (GNU_PROPERTY_X86_ISA_1_XXX): Renamed to ...
8 (GNU_PROPERTY_X86_COMPAT_ISA_1_XXX): This.
9 (GNU_PROPERTY_X86_UINT32_AND_LO): New.
10 (GNU_PROPERTY_X86_UINT32_AND_HI): Likewise.
11 (GNU_PROPERTY_X86_UINT32_OR_LO): Likewise.
12 (GNU_PROPERTY_X86_UINT32_OR_HI): Likewise.
13 (GNU_PROPERTY_X86_UINT32_OR_AND_LO): Likewise.
14 (GNU_PROPERTY_X86_UINT32_OR_AND_HI): Likewise.
15 (GNU_PROPERTY_X86_ISA_1_CMOV): Likewise.
16 (GNU_PROPERTY_X86_ISA_1_SSE): Likewise.
17 (GNU_PROPERTY_X86_ISA_1_SSE2): Likewise.
18 (GNU_PROPERTY_X86_ISA_1_SSE3): Likewise.
19 (GNU_PROPERTY_X86_ISA_1_SSSE3): Likewise.
20 (GNU_PROPERTY_X86_ISA_1_SSE4_1): Likewise.
21 (GNU_PROPERTY_X86_ISA_1_SSE4_2): Likewise.
22 (GNU_PROPERTY_X86_ISA_1_AVX): Likewise.
23 (GNU_PROPERTY_X86_ISA_1_AVX2): Likewise.
24 (GNU_PROPERTY_X86_ISA_1_FMA): Likewise.
25 (GNU_PROPERTY_X86_ISA_1_AVX512F): Likewise.
26 (GNU_PROPERTY_X86_ISA_1_AVX512CD): Likewise.
27 (GNU_PROPERTY_X86_ISA_1_AVX512ER): Likewise.
28 (GNU_PROPERTY_X86_ISA_1_AVX512PF): Likewise.
29 (GNU_PROPERTY_X86_ISA_1_AVX512VL): Likewise.
30 (GNU_PROPERTY_X86_ISA_1_AVX512DQ): Likewise.
31 (GNU_PROPERTY_X86_ISA_1_AVX512BW): Likewise.
32 (GNU_PROPERTY_X86_ISA_1_AVX512_4FMAPS): Likewise.
33 (GNU_PROPERTY_X86_ISA_1_AVX512_4VNNIW): Likewise.
34 (GNU_PROPERTY_X86_ISA_1_AVX512_BITALG): Likewise.
35 (GNU_PROPERTY_X86_ISA_1_AVX512_IFMA): Likewise.
36 (GNU_PROPERTY_X86_ISA_1_AVX512_VBMI): Likewise.
37 (GNU_PROPERTY_X86_ISA_1_AVX512_VBMI2): Likewise.
38 (GNU_PROPERTY_X86_ISA_1_AVX512_VNNI): Likewise.
39 (GNU_PROPERTY_X86_FEATURE_2_X86): Likewise.
40 (GNU_PROPERTY_X86_FEATURE_2_X87): Likewise.
41 (GNU_PROPERTY_X86_FEATURE_2_MMX): Likewise.
42 (GNU_PROPERTY_X86_FEATURE_2_XMM): Likewise.
43 (GNU_PROPERTY_X86_FEATURE_2_YMM): Likewise.
44 (GNU_PROPERTY_X86_FEATURE_2_ZMM): Likewise.
45 (GNU_PROPERTY_X86_FEATURE_2_FXSR): Likewise.
46 (GNU_PROPERTY_X86_FEATURE_2_XSAVE): Likewise.
47 (GNU_PROPERTY_X86_FEATURE_2_XSAVEOPT): Likewise.
48 (GNU_PROPERTY_X86_FEATURE_2_XSAVEC): Likewise.
49 (GNU_PROPERTY_X86_FEATURE_1_AND): Updated to
50 (GNU_PROPERTY_X86_UINT32_AND_LO + 0).
51 (GNU_PROPERTY_X86_ISA_1_NEEDED): Defined to
52 (GNU_PROPERTY_X86_UINT32_OR_LO + 0).
53 (GNU_PROPERTY_X86_FEATURE_2_NEEDED): New. Defined to
54 (GNU_PROPERTY_X86_UINT32_OR_LO + 1).
55 (GNU_PROPERTY_X86_ISA_1_USED): Defined to
56 (GNU_PROPERTY_X86_UINT32_OR_AND_LO + 0).
57 (GNU_PROPERTY_X86_FEATURE_2_USED): New. Defined to
58 (GNU_PROPERTY_X86_UINT32_OR_AND_LO + 1).
59
aa7bca9b
L
602018-08-24 H.J. Lu <hongjiu.lu@intel.com>
61
62 * elf/common.h (GNU_PROPERTY_X86_UINT32_VALID): New.
63
ebf983a4 642018-08-21 John Darrington <john@darrington.wattle.id.au>
4e57b456
JD
65
66 * elf/s12z.h: Rename R_S12Z_UKNWN_3 to R_S12Z_EXT18.
67
9cf7e568
AM
682018-08-21 Alan Modra <amodra@gmail.com>
69
70 * opcode/ppc.h (struct powerpc_operand): Correct "insert" comment.
71 Mention use of "extract" function to provide default value.
72 (PPC_OPERAND_OPTIONAL_VALUE): Delete.
73 (ppc_optional_operand_value): Rewrite to use extract function.
74
08a8fe2f 752018-08-18 John Darrington <john@darrington.wattle.id.au>
7ba3ba91 76
d203b41a 77 * opcode/s12z.h: New file.
7ba3ba91 78
57285ade
RE
792018-08-09 Richard Earnshaw <rearnsha@arm.com>
80
81 * elf/arm.h: Updated comments for e_flags definitions.
82
db1e1b45 832018-08-06 Claudiu Zissulescu <claziss@synopsys.com>
84
85 * elf/arc.h (Tag_ARC_ATR_version): New tag.
86
b6523c37 872018-08-06 Claudiu Zissulescu <claziss@synopsys.com>
88
89 * opcode/arc.h (ARC_OPCODE_ARCV1): Define.
90
50320b1d 912018-08-01 Richard Earnshaw <rearnsha@arm.com>
92
93 Copy over from GCC
94 2018-07-26 Martin Liska <mliska@suse.cz>
95
d203b41a 96 PR lto/86548
50320b1d 97 * libiberty.h (make_temp_file_with_prefix): New function.
98
eb41b248
JW
992018-07-30 Jim Wilson <jimw@sifive.com>
100
101 * opcode/riscv.h (INSN_TYPE, INSN_BRANCH, INSN_CONDBRANCH, INSN_JSR)
102 (INSN_DREF, INSN_DATA_SIZE, INSN_DATA_SIZE_SHIFT, INSN_1_BYTE)
103 (INSN_2_BYTE, INSN_4_BYTE, INSN_8_BYTE, INSN_16_BYTE): New.
104
b8891f8d
AJ
1052018-07-30 Andrew Jenner <andrew@codesourcery.com>
106
107 * elf/common.h (EM_CSKY, EM_CSKY_OLD): Define.
108 * elf/csky.h: New file.
109
2bb9bbe2
CX
1102018-07-27 Chenghua Xu <paul.hua.gm@gmail.com>
111 Maciej W. Rozycki <macro@linux-mips.org>
112
113 * elf/mips.h (AFL_ASE_MASK): Correct typo.
114
fa758a70
AC
1152018-07-26 Alex Chadwick <Alex.Chadwick@cl.cam.ac.uk>
116
117 * opcode/ppc.h (PPC_OPCODE_750): Adjust comment.
118
33cb30a1
AM
1192018-07-26 Alan Modra <amodra@gmail.com>
120
121 * elf/ppc64.h: Specify byte offset to local entry for values
122 of two to six in STO_PPC64_LOCAL_MASK. Clarify r2 return
123 value for such functions when entering via global entry point.
124 Specify meaning of a value of one in STO_PPC64_LOCAL_MASK.
125
67ce483b
AM
1262018-07-24 Alan Modra <amodra@gmail.com>
127
128 PR 23430
129 * elf/common.h (SHT_SYMTAB_SHNDX): Fix comment typo.
130
8095d2f7
CX
1312018-07-20 Chenghua Xu <paul.hua.gm@gmail.com>
132 Maciej W. Rozycki <macro@mips.com>
133
134 * elf/mips.h (AFL_ASE_MMI): New macro.
135 (AFL_ASE_MASK): Update to include AFL_ASE_LOONGSON_MMI.
136 * opcode/mips.h (ASE_LOONGSON_MMI): New macro.
137
d5c928c0
MR
1382018-07-17 Maciej W. Rozycki <macro@mips.com>
139
140 * bfdlink.h (bfd_link_hash_entry): Add `rel_from_abs' member.
141
fe75810f
AM
1422018-07-06 Alan Modra <amodra@gmail.com>
143
144 * diagnostics.h: Comment on macro usage.
145
6821842f
SM
1462018-07-05 Simon Marchi <simon.marchi@polymtl.ca>
147
148 * diagnostics.h (DIAGNOSTIC_IGNORE_DEPRECATED_DECLARATIONS):
149 Define for clang.
150
471b9d15
MR
1512018-07-02 Maciej W. Rozycki <macro@mips.com>
152
153 PR tdep/8282
154 * dis-asm.h (disasm_option_arg_t): New typedef.
155 (disasm_options_and_args_t): Likewise.
156 (disasm_options_t): Add `arg' member, document members.
157 (disassembler_options_mips): New prototype.
158 (disassembler_options_arm, disassembler_options_powerpc)
159 (disassembler_options_s390): Update prototypes.
160
369c9167
TC
1612018-06-29 Tamar Christina <tamar.christina@arm.com>
162
163 PR binutils/23192
164 *opcode/aarch64.h (aarch64_opnd): Add AARCH64_OPND_Em16.
165
2393a7e3
AM
1662018-06-26 Alan Modra <amodra@gmail.com>
167
168 * elf/internal.h (ELF_SECTION_IN_SEGMENT): Revert last change.
169
719d8288
NC
1702018-06-24 Nick Clifton <nickc@redhat.com>
171
172 2.31 branch created.
173
57c0d77c
AH
1742018-06-21 Alan Hayward <alan.hayward@arm.com>
175
176 * elf/internal.h (ELF_SECTION_IN_SEGMENT): Don’t check addresses
177 for non SHT_NOBITS.
178
d856f9a8
SM
1792018-06-19 Simon Marchi <simon.marchi@ericsson.com>
180
181 Sync with GCC
182
183 2018-05-24 Tom Rix <trix@juniper.net>
184
185 * dwarf2.def (DW_FORM_strx*, DW_FORM_addrx*): New.
186
187 2017-11-20 Kito Cheng <kito.cheng@gmail.com>
188
189 * longlong.h [__riscv] (__umulsidi3): Define.
190 [__riscv] (umul_ppmm): Likewise.
191 [__riscv] (__muluw3): Likewise.
192
6f20c942
FS
1932018-06-14 Faraz Shahbazker <Faraz.Shahbazker@mips.com>
194
195 * elf/mips.h (AFL_ASE_GINV, AFL_ASE_RESERVED1): New macros.
196 (AFL_ASE_MASK): Update to include AFL_ASE_GINV.
197 * opcode/mips.h: Document "+\" operand format.
198 (ASE_GINV): New macro.
199
730c3174
SE
2002018-06-13 Scott Egerton <scott.egerton@imgtec.com>
201 Faraz Shahbazker <Faraz.Shahbazker@mips.com>
202
203 * elf/mips.h (AFL_ASE_CRC): New macro.
204 (AFL_ASE_MASK): Update to include AFL_ASE_CRC.
205 * opcode/mips.h (ASE_CRC): New macro.
206 * opcode/mips.h (ASE_CRC64): Likewise.
207
4b8e28c7
MF
2082018-06-04 Max Filippov <jcmvbkbc@gmail.com>
209
210 * elf/xtensa.h (xtensa_read_table_entries)
211 (xtensa_compute_fill_extra_space): New declarations.
212
95da9854
L
2132018-06-04 H.J. Lu <hongjiu.lu@intel.com>
214
215 * diagnostics.h (DIAGNOSTIC_IGNORE_STRINGOP_TRUNCATION): Always
216 define for GCC.
217
23081219
L
2182018-06-04 H.J. Lu <hongjiu.lu@intel.com>
219
220 * diagnostics.h (DIAGNOSTIC_STRINGIFY_1): New.
221 (DIAGNOSTIC_STRINGIFY): Likewise.
222 (DIAGNOSTIC_IGNORE): Replace STRINGIFY with DIAGNOSTIC_STRINGIFY.
223 (DIAGNOSTIC_IGNORE_SELF_MOVE): Define empty if not defined.
224 (DIAGNOSTIC_IGNORE_DEPRECATED_REGISTER): Likewise.
225 (DIAGNOSTIC_IGNORE_UNUSED_FUNCTION): Likewise.
226 (DIAGNOSTIC_IGNORE_SWITCH_DIFFERENT_ENUM_TYPES): Likewise.
227 (DIAGNOSTIC_IGNORE_STRINGOP_TRUNCATION): New.
228
e9cb46ab
L
2292018-06-01 H.J. Lu <hongjiu.lu@intel.com>
230
231 * diagnostics.h: Moved from ../gdb/common/diagnostics.h.
232
22467434 2332018-05-28 Bernd Edlinger <bernd.edlinger@hotmail.de>
234
235 * splay-tree.h (splay_tree_compare_strings,
236 splay_tree_delete_pointers): Declare new utility functions.
237
98553ad3
PB
2382018-05-21 Peter Bergner <bergner@vnet.ibm.com.com>
239
240 * opcode/ppc.h (PPC_OPERAND_FAKE): Delete macro.
241
7f999549
JW
2422018-05-18 Kito Cheng <kito.cheng@gmail.com>
243
244 * elf/riscv.h (EF_RISCV_RVE): New define.
245
7b4ae824
JD
2462018-05-18 John Darrington <john@darrington.wattle.id.au>
247
248 * elf/s12z.h: New header.
249
f9830ec1
TC
2502018-05-15 Tamar Christina <tamar.christina@arm.com>
251
252 PR binutils/21446
253 * opcode/aarch64.h (F_SYS_READ, F_SYS_WRITE): New.
254
7d02540a
TC
2552018-05-15 Tamar Christina <tamar.christina@arm.com>
256
257 PR binutils/21446
258 * opcode/aarch64.h (aarch64_operand_error): Add non_fatal.
259 (aarch64_print_operand): Support notes.
260
561a72d4
TC
2612018-05-15 Tamar Christina <tamar.christina@arm.com>
262
263 PR binutils/21446
264 * opcode/aarch64.h (aarch64_opnd_info): Change sysreg to struct.
265 (aarch64_decode_insn): Accept error struct.
266
1678bd35
FT
2672018-05-15 Francois H. Theron <francois.theron@netronome.com>
268
269 * opcode/nfp.h: Use uint64_t instead of bfd_vma.
270
637b1970
JD
2712018-05-10 John Darrington <john@darrington.wattle.id.au>
272
273 * elf/common.h (EM_S12Z): New macro.
274
84f9f8c3
AM
2752018-05-09 Sebastian Rasmussen <sebras@gmail.com>
276
277 * mach-o/unwind.h (MACH_O_UNWIND_X86_64_RBP_FRAME_REGISTERS):
278 Rename from MACH_O_UNWIND_X86_64_RBP_FRAME_REGSITERS.
279 (MACH_O_UNWIND_X86_EBP_FRAME_REGISTERS): Rename from
280 MACH_O_UNWIND_X86_EBP_FRAME_REGSITERS.
281
e6f372ba
JW
2822018-05-08 Jim Wilson <jimw@sifive.com>
283
284 * opcode/riscv-opc.h (MATCH_C_SRLI64, MASK_C_SRLI64): New.
285 (MATCH_C_SRAI64, MASK_C_SRAI64): New.
286 (MATCH_C_SLLI64, MASK_C_SLLI64): New.
287
2ceb7719
PB
2882018-05-07 Peter Bergner <bergner@vnet.ibm.com.com>
289
290 * opcode/ppc.h (powerpc_num_opcodes): Change type to unsigned.
291 (vle_num_opcodes): Likewise.
292 (spe2_num_opcodes): Likewise.
293
602f1657
AM
2942018-05-04 Alan Modra <amodra@gmail.com>
295
296 * ansidecl.h: Import from gcc.
297 * coff/internal.h (struct internal_scnhdr): Add ATTRIBUTE_NONSTRING
298 to s_name.
299 (struct internal_syment): Add ATTRIBUTE_NONSTRING to _n_name.
300
fe944acf
FT
3012018-04-30 Francois H. Theron <francois.theron@netronome.com>
302
303 * dis-asm.h: Added print_nfp_disassembler_options prototype.
304 * elf/common.h: Added EM_NFP, officially assigned. See Google Group
305 Generic System V Application Binary Interface.
306 * elf/nfp.h: New, for NFP support.
307 * opcode/nfp.h: New, for NFP support.
308
5c5a4843
CL
3092018-04-25 Christophe Lyon <christophe.lyon@st.com>
310 Mickaël Guêné <mickael.guene@st.com>
311
312 * elf/arm.h: Add R_ARM_TLS_GD32_FDPIC, R_ARM_TLS_LDM32_FDPIC,
313 R_ARM_TLS_IE32_FDPIC.
314
188fd7ae
CL
3152018-04-25 Christophe Lyon <christophe.lyon@st.com>
316 Mickaël Guêné <mickael.guene@st.com>
317
318 * elf/arm.h (R_ARM_GOTFUNCDESC, R_ARM_GOTOFFFUNCDESC)
319 (R_ARM_FUNCDESC)
320 (R_ARM_FUNCDESC_VALUE): Define new relocations.
321
18a20338
CL
3222018-04-25 Christophe Lyon <christophe.lyon@st.com>
323 Mickaël Guêné <mickael.guene@st.com>
324
325 * elf/arm.h (EF_ARM_FDPIC): New.
326
3596d8ce
AM
3272018-04-18 Alan Modra <amodra@gmail.com>
328
329 * coff/mipspe.h: Delete.
330
c65c21e1
AM
3312018-04-18 Alan Modra <amodra@gmail.com>
332
333 * aout/dynix3.h: Delete.
334
884d4d8a 3352018-04-17 Andrew Sadek <andrew.sadek.se@gmail.com>
3f0a5f17
ME
336
337 Microblaze Target: PIC data text relative
338
339 * bfdlink.h (Add flag): Add new flag @ 'bfd_link_info' struct.
340 * elf/microblaze.h (Add 3 new relocations):
341 R_MICROBLAZE_TEXTPCREL_64, R_MICROBLAZE_TEXTREL_64
342 and R_MICROBLAZE_TEXTREL_32_LO for relax function.
343
f954747f
AM
3442018-04-17 Alan Modra <amodra@gmail.com>
345
346 * elf/i370.h: Revert removal.
347 * elf/i860.h: Likewise.
348 * elf/i960.h: Likewise.
349
5452f388
AM
3502018-04-16 Alan Modra <amodra@gmail.com>
351
352 * coff/sparc.h: Delete.
353
dc12032b
AM
3542018-04-16 Alan Modra <amodra@gmail.com>
355
356 * aout/host.h: Remove m68k-aout and m68k-coff support.
357 * aout/hp300hpux.h: Delete.
358 * coff/apollo.h: Delete.
359 * coff/aux-coff.h: Delete.
360 * coff/m68k.h: Delete.
361
211dc24b
AM
3622018-04-16 Alan Modra <amodra@gmail.com>
363
364 * dis-asm.h: Remove sh5 and sh64 support.
365
a9a4b302
AM
3662018-04-16 Alan Modra <amodra@gmail.com>
367
368 * coff/internal.h: Remove w65 support.
369 * coff/w65.h: Delete.
370
04cb01fd
AM
3712018-04-16 Alan Modra <amodra@gmail.com>
372
373 * coff/we32k.h: Delete.
374
c2bf1eec
AM
3752018-04-16 Alan Modra <amodra@gmail.com>
376
377 * coff/internal.h: Remove m88k support.
378 * coff/m88k.h: Delete.
379 * opcode/m88k.h: Delete.
380
6793974d
AM
3812018-04-16 Alan Modra <amodra@gmail.com>
382
383 * elf/i370.h: Delete.
384 * opcode/i370.h: Delete.
385
e82aa794
AM
3862018-04-16 Alan Modra <amodra@gmail.com>
387
388 * coff/h8500.h: Delete.
389 * coff/internal.h: Remove h8500 support.
390
fe0bf0fd
AM
3912018-04-16 Alan Modra <amodra@gmail.com>
392
393 * coff/h8300.h: Delete.
394
fdef3943
AM
3952018-04-16 Alan Modra <amodra@gmail.com>
396
397 * ieee.h: Delete.
398
5972ac73
AM
3992018-04-16 Alan Modra <amodra@gmail.com>
400
401 * aout/host.h: Remove newsos3 support.
402
b4b594e3
AM
4032018-04-16 Alan Modra <amodra@gmail.com>
404
405 * nlm/ChangeLog-9315: Delete.
406 * nlm/alpha-ext.h: Delete.
407 * nlm/common.h: Delete.
408 * nlm/external.h: Delete.
409 * nlm/i386-ext.h: Delete.
410 * nlm/internal.h: Delete.
411 * nlm/ppc-ext.h: Delete.
412 * nlm/sparc32-ext.h: Delete.
413
fceadf09
AM
4142018-04-16 Alan Modra <amodra@gmail.com>
415
416 * opcode/tahoe.h: Delete.
417
a8eb42a8
AM
4182018-04-11 Alan Modra <amodra@gmail.com>
419
420 * aout/adobe.h: Delete.
421 * aout/reloc.h: Delete.
422 * coff/i860.h: Delete.
423 * coff/i960.h: Delete.
424 * elf/i860.h: Delete.
425 * elf/i960.h: Delete.
426 * opcode/i860.h: Delete.
427 * opcode/i960.h: Delete.
428 * aout/aout64.h (enum reloc_type): Trim off 29k and other unused values.
429 * aout/ar.h (ARMAGB): Remove.
430 * coff/internal.h (struct internal_aouthdr, struct internal_scnhdr,
431 union internal_auxent): Remove i960 support.
432
23cedd1d
AM
4332018-04-09 Alan Modra <amodra@gmail.com>
434
435 * elf/ppc.h (R_PPC_PLTSEQ, R_PPC_PLTCALL): Define.
436 * elf/ppc64.h (R_PPC64_PLTSEQ, R_PPC64_PLTCALL): Define.
437
84f1b9fb
RL
4382018-03-28 Renlin Li <renlin.li@arm.com>
439
440 PR ld/22970
441 * elf/aarch64.h: Add relocation number for
442 R_AARCH64_P32_TLSLE_LDST16_TPREL_LO12,
443 R_AARCH64_P32_TLSLE_LDST16_TPREL_LO12_NC,
444 R_AARCH64_P32_TLSLE_LDST32_TPREL_LO12,
445 R_AARCH64_P32_TLSLE_LDST32_TPREL_LO12_NC,
446 R_AARCH64_P32_TLSLE_LDST64_TPREL_LO12,
447 R_AARCH64_P32_TLSLE_LDST64_TPREL_LO12_NC,
448 R_AARCH64_P32_TLSLE_LDST8_TPREL_LO12,
449 R_AARCH64_P32_TLSLE_LDST8_TPREL_LO12_NC.
450
c8d59609
NC
4512018-03-28 Nick Clifton <nickc@redhat.com>
452
453 PR 22988
454 * opcode/aarch64.h (enum aarch64_opnd): Add
455 AARCH64_OPND_SVE_ADDR_R.
456
b1202ffa
L
4572018-03-21 H.J. Lu <hongjiu.lu@intel.com>
458
459 * elf/common.h (DF_1_KMOD): New.
460 (DF_1_WEAKFILTER): Likewise.
461 (DF_1_NOCOMMON): Likewise.
462
0e35537d
JW
4632018-03-14 Kito Cheng <kito.cheng@gmail.com>
464
465 * opcode/riscv.h (OP_MASK_FUNCT3): New.
466 (OP_SH_FUNCT3): Likewise.
467 (OP_MASK_FUNCT7): Likewise.
468 (OP_SH_FUNCT7): Likewise.
469 (OP_MASK_OP2): Likewise.
470 (OP_SH_OP2): Likewise.
471 (OP_MASK_CFUNCT4): Likewise.
472 (OP_SH_CFUNCT4): Likewise.
473 (OP_MASK_CFUNCT3): Likewise.
474 (OP_SH_CFUNCT3): Likewise.
475 (riscv_insn_types): Likewise.
476
3e33b239
NC
4772018-03-13 Nick Clifton <nickc@redhat.com>
478
479 PR 22113
480 * coff/pe.h (struct pex64_unwind_info): Add a rawUnwindCodesEnd
481 field.
482
bd5dea88
L
4832018-03-08 H.J. Lu <hongjiu.lu@intel.com>
484
485 * opcode/i386 (OLDGCC_COMPAT): Removed.
486
5b616bef
TP
4872018-02-27 Thomas Preud'homme <thomas.preudhomme@arm.com>
488
489 * opcode/arm.h (ARM_FEATURE_COPY): Remove macro definition.
490
75f31665
MR
4912018-02-20 Maciej W. Rozycki <macro@mips.com>
492
493 * opcode/mips.h: Remove `M' operand code.
494
830db048
ZF
4952018-02-12 Zebediah Figura <z.figura12@gmail.com>
496
497 * coff/msdos.h: New header.
498 * coff/pe.h: Move common defines to msdos.h.
499 * coff/powerpc.h: Likewise.
500
faf766e3
NC
5012018-01-13 Nick Clifton <nickc@redhat.com>
502
503 2.30 branch created.
504
47acac12
L
5052018-01-11 H.J. Lu <hongjiu.lu@intel.com>
506
507 PR ld/22393
508 * bfdlink.h (bfd_link_info): Add separate_code.
509
645a2c5b
JW
5102018-01-04 Jim Wilson <jimw@sifive.com>
511
512 * opcode/riscv-opc.h (CSR_SBADADDR): Rename to CSR_STVAL. Rename
513 DECLARE_CSR entry. Add alias to map sbadaddr to CSR_STVAL.
514 (CSR_MBADADDR): Rename to CSR_MTVAL. Rename DECLARE_CSR entry.
515 Add alias to map mbadaddr to CSR_MTVAL.
516
219d1afa
AM
5172018-01-03 Alan Modra <amodra@gmail.com>
518
519 Update year range in copyright notice of all files.
520
1e563868 521For older changes see ChangeLog-2017
3499769a 522\f
1e563868 523Copyright (C) 2018 Free Software Foundation, Inc.
3499769a
AM
524
525Copying and distribution of this file, with or without modification,
526are permitted in any medium without royalty provided the copyright
527notice and this notice are preserved.
528
529Local Variables:
530mode: change-log
531left-margin: 8
532fill-column: 74
533version-control: never
534End:
This page took 0.153883 seconds and 4 git commands to generate.