Commit | Line | Data |
---|---|---|
da80d460 SR |
1 | #ifndef _ASM_POWERPC_PTRACE_H |
2 | #define _ASM_POWERPC_PTRACE_H | |
1da177e4 LT |
3 | |
4 | /* | |
5 | * Copyright (C) 2001 PPC64 Team, IBM Corp | |
6 | * | |
7 | * This struct defines the way the registers are stored on the | |
8 | * kernel stack during a system call or other kernel entry. | |
9 | * | |
10 | * this should only contain volatile regs | |
11 | * since we can keep non-volatile in the thread_struct | |
12 | * should set this up when only volatiles are saved | |
13 | * by intr code. | |
14 | * | |
15 | * Since this is going on the stack, *CARE MUST BE TAKEN* to insure | |
16 | * that the overall structure is a multiple of 16 bytes in length. | |
17 | * | |
18 | * Note that the offsets of the fields in this struct correspond with | |
da80d460 | 19 | * the PT_* values below. This simplifies arch/powerpc/kernel/ptrace.c. |
1da177e4 LT |
20 | * |
21 | * This program is free software; you can redistribute it and/or | |
22 | * modify it under the terms of the GNU General Public License | |
23 | * as published by the Free Software Foundation; either version | |
24 | * 2 of the License, or (at your option) any later version. | |
25 | */ | |
26 | ||
27 | #ifndef __ASSEMBLY__ | |
a0987224 | 28 | |
1da177e4 | 29 | struct pt_regs { |
a0987224 AB |
30 | unsigned long gpr[32]; |
31 | unsigned long nip; | |
32 | unsigned long msr; | |
da80d460 | 33 | unsigned long orig_gpr3; /* Used for restarting system calls */ |
a0987224 AB |
34 | unsigned long ctr; |
35 | unsigned long link; | |
36 | unsigned long xer; | |
37 | unsigned long ccr; | |
da80d460 SR |
38 | #ifdef __powerpc64__ |
39 | unsigned long softe; /* Soft enabled/disabled */ | |
40 | #else | |
41 | unsigned long mq; /* 601 only (not used at present) */ | |
42 | /* Used on APUS to hold IPL value. */ | |
43 | #endif | |
44 | unsigned long trap; /* Reason for being here */ | |
45 | /* N.B. for critical exceptions on 4xx, the dar and dsisr | |
46 | fields are overloaded to hold srr0 and srr1. */ | |
47 | unsigned long dar; /* Fault registers */ | |
48 | unsigned long dsisr; /* on 4xx/Book-E used for ESR */ | |
49 | unsigned long result; /* Result of a system call */ | |
1da177e4 LT |
50 | }; |
51 | ||
da80d460 | 52 | #endif /* __ASSEMBLY__ */ |
1da177e4 | 53 | |
a0987224 AB |
54 | #ifdef __KERNEL__ |
55 | ||
da80d460 SR |
56 | #ifdef __powerpc64__ |
57 | ||
58 | #define STACK_FRAME_OVERHEAD 112 /* size of minimum stack frame */ | |
59 | ||
60 | /* Size of dummy stack frame allocated when calling signal handler. */ | |
61 | #define __SIGNAL_FRAMESIZE 128 | |
62 | #define __SIGNAL_FRAMESIZE32 64 | |
63 | ||
64 | #else /* __powerpc64__ */ | |
65 | ||
66 | #define STACK_FRAME_OVERHEAD 16 /* size of minimum stack frame */ | |
67 | ||
68 | /* Size of stack frame allocated when calling signal handler. */ | |
69 | #define __SIGNAL_FRAMESIZE 64 | |
70 | ||
71 | #endif /* __powerpc64__ */ | |
a0987224 | 72 | |
da80d460 SR |
73 | #ifndef __ASSEMBLY__ |
74 | ||
75 | #define instruction_pointer(regs) ((regs)->nip) | |
b3f827cb AM |
76 | #define regs_return_value(regs) ((regs)->gpr[3]) |
77 | ||
1da177e4 LT |
78 | #ifdef CONFIG_SMP |
79 | extern unsigned long profile_pc(struct pt_regs *regs); | |
80 | #else | |
81 | #define profile_pc(regs) instruction_pointer(regs) | |
82 | #endif | |
83 | ||
da80d460 | 84 | #ifdef __powerpc64__ |
1da177e4 | 85 | #define user_mode(regs) ((((regs)->msr) >> MSR_PR_LG) & 0x1) |
da80d460 SR |
86 | #else |
87 | #define user_mode(regs) (((regs)->msr & MSR_PR) != 0) | |
88 | #endif | |
1da177e4 LT |
89 | |
90 | #define force_successful_syscall_return() \ | |
da80d460 | 91 | do { \ |
401d1f02 | 92 | set_thread_flag(TIF_NOERROR); \ |
da80d460 | 93 | } while(0) |
1da177e4 | 94 | |
865418d8 BH |
95 | struct task_struct; |
96 | extern unsigned long ptrace_get_reg(struct task_struct *task, int regno); | |
97 | extern int ptrace_put_reg(struct task_struct *task, int regno, | |
98 | unsigned long data); | |
99 | ||
1da177e4 LT |
100 | /* |
101 | * We use the least-significant bit of the trap field to indicate | |
102 | * whether we have saved the full set of registers, or only a | |
103 | * partial set. A 1 there means the partial set. | |
da80d460 SR |
104 | * On 4xx we use the next bit to indicate whether the exception |
105 | * is a critical exception (1 means it is). | |
1da177e4 LT |
106 | */ |
107 | #define FULL_REGS(regs) (((regs)->trap & 1) == 0) | |
da80d460 SR |
108 | #ifndef __powerpc64__ |
109 | #define IS_CRITICAL_EXC(regs) (((regs)->trap & 2) == 0) | |
110 | #endif /* ! __powerpc64__ */ | |
1da177e4 | 111 | #define TRAP(regs) ((regs)->trap & ~0xF) |
da80d460 | 112 | #ifdef __powerpc64__ |
1da177e4 | 113 | #define CHECK_FULL_REGS(regs) BUG_ON(regs->trap & 1) |
da80d460 SR |
114 | #else |
115 | #define CHECK_FULL_REGS(regs) \ | |
116 | do { \ | |
117 | if ((regs)->trap & 1) \ | |
118 | printk(KERN_CRIT "%s: partial register set\n", __FUNCTION__); \ | |
119 | } while (0) | |
120 | #endif /* __powerpc64__ */ | |
a0987224 AB |
121 | |
122 | #endif /* __ASSEMBLY__ */ | |
123 | ||
da80d460 | 124 | #endif /* __KERNEL__ */ |
a0987224 | 125 | |
1da177e4 LT |
126 | /* |
127 | * Offsets used by 'ptrace' system call interface. | |
da80d460 SR |
128 | * These can't be changed without breaking binary compatibility |
129 | * with MkLinux, etc. | |
1da177e4 LT |
130 | */ |
131 | #define PT_R0 0 | |
132 | #define PT_R1 1 | |
133 | #define PT_R2 2 | |
134 | #define PT_R3 3 | |
135 | #define PT_R4 4 | |
136 | #define PT_R5 5 | |
137 | #define PT_R6 6 | |
138 | #define PT_R7 7 | |
139 | #define PT_R8 8 | |
140 | #define PT_R9 9 | |
141 | #define PT_R10 10 | |
142 | #define PT_R11 11 | |
143 | #define PT_R12 12 | |
144 | #define PT_R13 13 | |
145 | #define PT_R14 14 | |
146 | #define PT_R15 15 | |
147 | #define PT_R16 16 | |
148 | #define PT_R17 17 | |
149 | #define PT_R18 18 | |
150 | #define PT_R19 19 | |
151 | #define PT_R20 20 | |
152 | #define PT_R21 21 | |
153 | #define PT_R22 22 | |
154 | #define PT_R23 23 | |
155 | #define PT_R24 24 | |
156 | #define PT_R25 25 | |
157 | #define PT_R26 26 | |
158 | #define PT_R27 27 | |
159 | #define PT_R28 28 | |
160 | #define PT_R29 29 | |
161 | #define PT_R30 30 | |
162 | #define PT_R31 31 | |
163 | ||
164 | #define PT_NIP 32 | |
165 | #define PT_MSR 33 | |
1da177e4 | 166 | #define PT_ORIG_R3 34 |
1da177e4 LT |
167 | #define PT_CTR 35 |
168 | #define PT_LNK 36 | |
169 | #define PT_XER 37 | |
170 | #define PT_CCR 38 | |
da80d460 SR |
171 | #ifndef __powerpc64__ |
172 | #define PT_MQ 39 | |
173 | #else | |
1da177e4 | 174 | #define PT_SOFTE 39 |
e17666ba | 175 | #endif |
a0987224 AB |
176 | #define PT_TRAP 40 |
177 | #define PT_DAR 41 | |
178 | #define PT_DSISR 42 | |
1da177e4 | 179 | #define PT_RESULT 43 |
e17666ba | 180 | #define PT_REGS_COUNT 44 |
1da177e4 | 181 | |
da80d460 SR |
182 | #define PT_FPR0 48 /* each FP reg occupies 2 slots in this space */ |
183 | ||
184 | #ifndef __powerpc64__ | |
185 | ||
186 | #define PT_FPR31 (PT_FPR0 + 2*31) | |
187 | #define PT_FPSCR (PT_FPR0 + 2*32 + 1) | |
188 | ||
189 | #else /* __powerpc64__ */ | |
1da177e4 | 190 | |
a0987224 | 191 | #define PT_FPSCR (PT_FPR0 + 32) /* each FP reg occupies 1 slot in 64-bit space */ |
1da177e4 LT |
192 | |
193 | #ifdef __KERNEL__ | |
a0987224 | 194 | #define PT_FPSCR32 (PT_FPR0 + 2*32 + 1) /* each FP reg occupies 2 32-bit userspace slots */ |
1da177e4 LT |
195 | #endif |
196 | ||
197 | #define PT_VR0 82 /* each Vector reg occupies 2 slots in 64-bit */ | |
198 | #define PT_VSCR (PT_VR0 + 32*2 + 1) | |
199 | #define PT_VRSAVE (PT_VR0 + 33*2) | |
200 | ||
201 | #ifdef __KERNEL__ | |
202 | #define PT_VR0_32 164 /* each Vector reg occupies 4 slots in 32-bit */ | |
203 | #define PT_VSCR_32 (PT_VR0 + 32*4 + 3) | |
204 | #define PT_VRSAVE_32 (PT_VR0 + 33*4) | |
205 | #endif | |
206 | ||
da80d460 SR |
207 | #endif /* __powerpc64__ */ |
208 | ||
1da177e4 | 209 | /* |
da80d460 SR |
210 | * Get/set all the altivec registers vr0..vr31, vscr, vrsave, in one go. |
211 | * The transfer totals 34 quadword. Quadwords 0-31 contain the | |
212 | * corresponding vector registers. Quadword 32 contains the vscr as the | |
213 | * last word (offset 12) within that quadword. Quadword 33 contains the | |
1da177e4 LT |
214 | * vrsave as the first word (offset 0) within the quadword. |
215 | * | |
da80d460 SR |
216 | * This definition of the VMX state is compatible with the current PPC32 |
217 | * ptrace interface. This allows signal handling and ptrace to use the same | |
218 | * structures. This also simplifies the implementation of a bi-arch | |
1da177e4 LT |
219 | * (combined (32- and 64-bit) gdb. |
220 | */ | |
221 | #define PTRACE_GETVRREGS 18 | |
222 | #define PTRACE_SETVRREGS 19 | |
223 | ||
da80d460 SR |
224 | /* Get/set all the upper 32-bits of the SPE registers, accumulator, and |
225 | * spefscr, in one go */ | |
226 | #define PTRACE_GETEVRREGS 20 | |
227 | #define PTRACE_SETEVRREGS 21 | |
1da177e4 | 228 | |
a94d3085 AB |
229 | /* |
230 | * Get or set a debug register. The first 16 are DABR registers and the | |
231 | * second 16 are IABR registers. | |
232 | */ | |
233 | #define PTRACE_GET_DEBUGREG 25 | |
234 | #define PTRACE_SET_DEBUGREG 26 | |
235 | ||
e17666ba BH |
236 | /* (new) PTRACE requests using the same numbers as x86 and the same |
237 | * argument ordering. Additionally, they support more registers too | |
238 | */ | |
239 | #define PTRACE_GETREGS 12 | |
240 | #define PTRACE_SETREGS 13 | |
241 | #define PTRACE_GETFPREGS 14 | |
242 | #define PTRACE_SETFPREGS 15 | |
243 | #define PTRACE_GETREGS64 22 | |
244 | #define PTRACE_SETREGS64 23 | |
245 | ||
246 | /* (old) PTRACE requests with inverted arguments */ | |
a0987224 AB |
247 | #define PPC_PTRACE_GETREGS 0x99 /* Get GPRs 0 - 31 */ |
248 | #define PPC_PTRACE_SETREGS 0x98 /* Set GPRs 0 - 31 */ | |
249 | #define PPC_PTRACE_GETFPREGS 0x97 /* Get FPRs 0 - 31 */ | |
250 | #define PPC_PTRACE_SETFPREGS 0x96 /* Set FPRs 0 - 31 */ | |
251 | ||
252 | /* Calls to trace a 64bit program from a 32bit program */ | |
253 | #define PPC_PTRACE_PEEKTEXT_3264 0x95 | |
254 | #define PPC_PTRACE_PEEKDATA_3264 0x94 | |
255 | #define PPC_PTRACE_POKETEXT_3264 0x93 | |
256 | #define PPC_PTRACE_POKEDATA_3264 0x92 | |
257 | #define PPC_PTRACE_PEEKUSR_3264 0x91 | |
258 | #define PPC_PTRACE_POKEUSR_3264 0x90 | |
1da177e4 | 259 | |
da80d460 | 260 | #endif /* _ASM_POWERPC_PTRACE_H */ |