Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | #ifndef __ASM_SH_PAGE_H |
2 | #define __ASM_SH_PAGE_H | |
3 | ||
4 | /* | |
5 | * Copyright (C) 1999 Niibe Yutaka | |
6 | */ | |
7 | ||
d02b08f6 SM |
8 | #include <linux/const.h> |
9 | ||
1da177e4 | 10 | /* PAGE_SHIFT determines the page size */ |
21440cf0 PM |
11 | #if defined(CONFIG_PAGE_SIZE_4KB) |
12 | # define PAGE_SHIFT 12 | |
13 | #elif defined(CONFIG_PAGE_SIZE_8KB) | |
14 | # define PAGE_SHIFT 13 | |
15 | #elif defined(CONFIG_PAGE_SIZE_64KB) | |
16 | # define PAGE_SHIFT 16 | |
17 | #else | |
18 | # error "Bogus kernel page size?" | |
19 | #endif | |
8c12b5dc | 20 | |
d02b08f6 | 21 | #define PAGE_SIZE (_AC(1, UL) << PAGE_SHIFT) |
1da177e4 LT |
22 | #define PAGE_MASK (~(PAGE_SIZE-1)) |
23 | #define PTE_MASK PAGE_MASK | |
24 | ||
d02b08f6 SM |
25 | /* to align the pointer to the (next) page boundary */ |
26 | #define PAGE_ALIGN(addr) (((addr)+PAGE_SIZE-1)&PAGE_MASK) | |
27 | ||
1da177e4 LT |
28 | #if defined(CONFIG_HUGETLB_PAGE_SIZE_64K) |
29 | #define HPAGE_SHIFT 16 | |
21440cf0 PM |
30 | #elif defined(CONFIG_HUGETLB_PAGE_SIZE_256K) |
31 | #define HPAGE_SHIFT 18 | |
1da177e4 LT |
32 | #elif defined(CONFIG_HUGETLB_PAGE_SIZE_1MB) |
33 | #define HPAGE_SHIFT 20 | |
21440cf0 PM |
34 | #elif defined(CONFIG_HUGETLB_PAGE_SIZE_4MB) |
35 | #define HPAGE_SHIFT 22 | |
36 | #elif defined(CONFIG_HUGETLB_PAGE_SIZE_64MB) | |
37 | #define HPAGE_SHIFT 26 | |
caff44e7 PM |
38 | #elif defined(CONFIG_HUGETLB_PAGE_SIZE_512MB) |
39 | #define HPAGE_SHIFT 29 | |
1da177e4 LT |
40 | #endif |
41 | ||
42 | #ifdef CONFIG_HUGETLB_PAGE | |
43 | #define HPAGE_SIZE (1UL << HPAGE_SHIFT) | |
44 | #define HPAGE_MASK (~(HPAGE_SIZE-1)) | |
45 | #define HUGETLB_PAGE_ORDER (HPAGE_SHIFT-PAGE_SHIFT) | |
46 | #endif | |
47 | ||
1da177e4 LT |
48 | #ifndef __ASSEMBLY__ |
49 | ||
f3c25758 | 50 | extern unsigned long shm_align_mask; |
01066625 | 51 | extern unsigned long max_low_pfn, min_low_pfn; |
e08f457c | 52 | extern unsigned long memory_start, memory_end; |
f3c25758 | 53 | |
379a95d1 PM |
54 | extern void clear_page(void *to); |
55 | extern void copy_page(void *to, void *from); | |
1da177e4 | 56 | |
e7bd34a1 PM |
57 | #if !defined(CONFIG_CACHE_OFF) && defined(CONFIG_MMU) && \ |
58 | (defined(CONFIG_CPU_SH4) || defined(CONFIG_SH7705_CACHE_32KB)) | |
1da177e4 | 59 | struct page; |
7747b9a4 | 60 | struct vm_area_struct; |
af39c16b | 61 | extern void clear_user_page(void *to, unsigned long address, struct page *page); |
7747b9a4 PM |
62 | #ifdef CONFIG_CPU_SH4 |
63 | extern void copy_user_highpage(struct page *to, struct page *from, | |
64 | unsigned long vaddr, struct vm_area_struct *vma); | |
65 | #define __HAVE_ARCH_COPY_USER_HIGHPAGE | |
66 | #endif | |
e7bd34a1 | 67 | #else |
1da177e4 LT |
68 | #define clear_user_page(page, vaddr, pg) clear_page(page) |
69 | #define copy_user_page(to, from, vaddr, pg) copy_page(to, from) | |
1da177e4 LT |
70 | #endif |
71 | ||
72 | /* | |
73 | * These are used to make use of C type-checking.. | |
74 | */ | |
21440cf0 PM |
75 | #ifdef CONFIG_X2TLB |
76 | typedef struct { unsigned long pte_low, pte_high; } pte_t; | |
77 | typedef struct { unsigned long long pgprot; } pgprot_t; | |
d04a0f79 | 78 | typedef struct { unsigned long long pgd; } pgd_t; |
21440cf0 PM |
79 | #define pte_val(x) \ |
80 | ((x).pte_low | ((unsigned long long)(x).pte_high << 32)) | |
81 | #define __pte(x) \ | |
82 | ({ pte_t __pte = {(x), ((unsigned long long)(x)) >> 32}; __pte; }) | |
249cfea9 | 83 | #elif defined(CONFIG_SUPERH32) |
21440cf0 | 84 | typedef struct { unsigned long pte_low; } pte_t; |
1da177e4 | 85 | typedef struct { unsigned long pgprot; } pgprot_t; |
d04a0f79 | 86 | typedef struct { unsigned long pgd; } pgd_t; |
21440cf0 | 87 | #define pte_val(x) ((x).pte_low) |
249cfea9 PM |
88 | #define __pte(x) ((pte_t) { (x) } ) |
89 | #else | |
90 | typedef struct { unsigned long long pte_low; } pte_t; | |
91 | typedef struct { unsigned long pgprot; } pgprot_t; | |
92 | typedef struct { unsigned long pgd; } pgd_t; | |
93 | #define pte_val(x) ((x).pte_low) | |
94 | #define __pte(x) ((pte_t) { (x) } ) | |
21440cf0 PM |
95 | #endif |
96 | ||
1da177e4 LT |
97 | #define pgd_val(x) ((x).pgd) |
98 | #define pgprot_val(x) ((x).pgprot) | |
99 | ||
1da177e4 LT |
100 | #define __pgd(x) ((pgd_t) { (x) } ) |
101 | #define __pgprot(x) ((pgprot_t) { (x) } ) | |
102 | ||
103 | #endif /* !__ASSEMBLY__ */ | |
104 | ||
d02b08f6 SM |
105 | /* |
106 | * __MEMORY_START and SIZE are the physical addresses and size of RAM. | |
107 | */ | |
1da177e4 LT |
108 | #define __MEMORY_START CONFIG_MEMORY_START |
109 | #define __MEMORY_SIZE CONFIG_MEMORY_SIZE | |
1da177e4 | 110 | |
d02b08f6 SM |
111 | /* |
112 | * PAGE_OFFSET is the virtual address of the start of kernel address | |
113 | * space. | |
114 | */ | |
e7f93a35 | 115 | #define PAGE_OFFSET CONFIG_PAGE_OFFSET |
1da177e4 | 116 | |
d02b08f6 SM |
117 | /* |
118 | * Virtual to physical RAM address translation. | |
119 | * | |
120 | * In 29 bit mode, the physical offset of RAM from address 0 is visible in | |
121 | * the kernel virtual address space, and thus we don't have to take | |
122 | * this into account when translating. However in 32 bit mode this offset | |
123 | * is not visible (it is part of the PMB mapping) and so needs to be | |
124 | * added or subtracted as required. | |
125 | */ | |
126 | #ifdef CONFIG_32BIT | |
127 | #define __pa(x) ((unsigned long)(x)-PAGE_OFFSET+__MEMORY_START) | |
128 | #define __va(x) ((void *)((unsigned long)(x)+PAGE_OFFSET-__MEMORY_START)) | |
129 | #else | |
130 | #define __pa(x) ((unsigned long)(x)-PAGE_OFFSET) | |
131 | #define __va(x) ((void *)((unsigned long)(x)+PAGE_OFFSET)) | |
132 | #endif | |
133 | ||
134 | #define pfn_to_kaddr(pfn) __va((pfn) << PAGE_SHIFT) | |
01066625 | 135 | #define page_to_phys(page) (page_to_pfn(page) << PAGE_SHIFT) |
1da177e4 | 136 | |
d02b08f6 SM |
137 | /* |
138 | * PFN = physical frame number (ie PFN 0 == physical address 0) | |
139 | * PFN_START is the PFN of the first page of RAM. By defining this we | |
140 | * don't have struct page entries for the portion of address space | |
141 | * between physical address 0 and the start of RAM. | |
142 | */ | |
1da177e4 | 143 | #define PFN_START (__MEMORY_START >> PAGE_SHIFT) |
67bb2c69 | 144 | #define ARCH_PFN_OFFSET (PFN_START) |
1da177e4 | 145 | #define virt_to_page(kaddr) pfn_to_page(__pa(kaddr) >> PAGE_SHIFT) |
5900711a | 146 | #ifdef CONFIG_FLATMEM |
01066625 | 147 | #define pfn_valid(pfn) ((pfn) >= min_low_pfn && (pfn) < max_low_pfn) |
5900711a | 148 | #endif |
1da177e4 LT |
149 | #define virt_addr_valid(kaddr) pfn_valid(__pa(kaddr) >> PAGE_SHIFT) |
150 | ||
151 | #define VM_DATA_DEFAULT_FLAGS (VM_READ | VM_WRITE | VM_EXEC | \ | |
152 | VM_MAYREAD | VM_MAYWRITE | VM_MAYEXEC) | |
153 | ||
104b8dea | 154 | #include <asm-generic/memory_model.h> |
fd4fd5aa SR |
155 | #include <asm-generic/page.h> |
156 | ||
19f9a34f PM |
157 | /* vDSO support */ |
158 | #ifdef CONFIG_VSYSCALL | |
159 | #define __HAVE_ARCH_GATE_AREA | |
160 | #endif | |
161 | ||
cbd2d9d8 | 162 | /* |
66d485b4 PM |
163 | * Some drivers need to perform DMA into kmalloc'ed buffers |
164 | * and so we have to increase the kmalloc minalign for this. | |
cbd2d9d8 | 165 | */ |
66d485b4 | 166 | #define ARCH_KMALLOC_MINALIGN L1_CACHE_BYTES |
01fed931 | 167 | |
66d485b4 | 168 | #ifdef CONFIG_SUPERH64 |
01fed931 | 169 | /* |
66d485b4 PM |
170 | * While BYTES_PER_WORD == 4 on the current sh64 ABI, GCC will still |
171 | * happily generate {ld/st}.q pairs, requiring us to have 8-byte | |
172 | * alignment to avoid traps. The kmalloc alignment is gauranteed by | |
173 | * virtue of L1_CACHE_BYTES, requiring this to only be special cased | |
174 | * for slab caches. | |
01fed931 PM |
175 | */ |
176 | #define ARCH_SLAB_MINALIGN 8 | |
177 | #endif | |
cbd2d9d8 | 178 | |
1da177e4 | 179 | #endif /* __ASM_SH_PAGE_H */ |