Commit | Line | Data |
---|---|---|
67c5fc5c TG |
1 | #ifndef _ASM_X86_APIC_H |
2 | #define _ASM_X86_APIC_H | |
3 | ||
4 | #include <linux/pm.h> | |
5 | #include <linux/delay.h> | |
6 | #include <asm/fixmap.h> | |
7 | #include <asm/apicdef.h> | |
8 | #include <asm/processor.h> | |
9 | #include <asm/system.h> | |
10 | ||
11 | #define ARCH_APICTIMER_STOPS_ON_C3 1 | |
12 | ||
13 | #define Dprintk(x...) | |
14 | ||
15 | /* | |
16 | * Debugging macros | |
17 | */ | |
18 | #define APIC_QUIET 0 | |
19 | #define APIC_VERBOSE 1 | |
20 | #define APIC_DEBUG 2 | |
21 | ||
22 | /* | |
23 | * Define the default level of output to be very little | |
24 | * This can be turned up by using apic=verbose for more | |
25 | * information and apic=debug for _lots_ of information. | |
26 | * apic_verbosity is defined in apic.c | |
27 | */ | |
28 | #define apic_printk(v, s, a...) do { \ | |
29 | if ((v) <= apic_verbosity) \ | |
30 | printk(s, ##a); \ | |
31 | } while (0) | |
32 | ||
33 | ||
34 | extern void generic_apic_probe(void); | |
35 | ||
36 | #ifdef CONFIG_X86_LOCAL_APIC | |
37 | ||
38 | extern int apic_verbosity; | |
39 | extern int timer_over_8254; | |
40 | extern int local_apic_timer_c2_ok; | |
41 | extern int local_apic_timer_disabled; | |
42 | ||
43 | extern int apic_runs_main_timer; | |
44 | extern int ioapic_force; | |
45 | extern int disable_apic_timer; | |
46 | extern unsigned boot_cpu_id; | |
47 | ||
48 | /* | |
49 | * Basic functions accessing APICs. | |
50 | */ | |
51 | #ifdef CONFIG_PARAVIRT | |
52 | #include <asm/paravirt.h> | |
96a388de | 53 | #else |
67c5fc5c TG |
54 | #define apic_write native_apic_write |
55 | #define apic_write_atomic native_apic_write_atomic | |
56 | #define apic_read native_apic_read | |
57 | #define setup_boot_clock setup_boot_APIC_clock | |
58 | #define setup_secondary_clock setup_secondary_APIC_clock | |
96a388de | 59 | #endif |
67c5fc5c TG |
60 | |
61 | static inline fastcall void native_apic_write(unsigned long reg, u32 v) | |
62 | { | |
63 | *((volatile u32 *)(APIC_BASE + reg)) = v; | |
64 | } | |
65 | ||
66 | static inline fastcall void native_apic_write_atomic(unsigned long reg, u32 v) | |
67 | { | |
68 | (void) xchg((u32*)(APIC_BASE + reg), v); | |
69 | } | |
70 | ||
71 | static inline fastcall u32 native_apic_read(unsigned long reg) | |
72 | { | |
73 | return *((volatile u32 *)(APIC_BASE + reg)); | |
74 | } | |
75 | ||
76 | extern void apic_wait_icr_idle(void); | |
77 | extern u32 safe_apic_wait_icr_idle(void); | |
78 | extern int get_physical_broadcast(void); | |
79 | ||
80 | #ifdef CONFIG_X86_GOOD_APIC | |
81 | # define FORCE_READ_AROUND_WRITE 0 | |
82 | # define apic_read_around(x) | |
83 | # define apic_write_around(x, y) apic_write((x), (y)) | |
84 | #else | |
85 | # define FORCE_READ_AROUND_WRITE 1 | |
86 | # define apic_read_around(x) apic_read(x) | |
87 | # define apic_write_around(x, y) apic_write_atomic((x), (y)) | |
88 | #endif | |
89 | ||
90 | static inline void ack_APIC_irq(void) | |
91 | { | |
92 | /* | |
93 | * ack_APIC_irq() actually gets compiled as a single instruction: | |
94 | * - a single rmw on Pentium/82489DX | |
95 | * - a single write on P6+ cores (CONFIG_X86_GOOD_APIC) | |
96 | * ... yummie. | |
97 | */ | |
98 | ||
99 | /* Docs say use 0 for future compatibility */ | |
100 | apic_write_around(APIC_EOI, 0); | |
101 | } | |
102 | ||
103 | extern int lapic_get_maxlvt(void); | |
104 | extern void clear_local_APIC(void); | |
105 | extern void connect_bsp_APIC(void); | |
106 | extern void disconnect_bsp_APIC(int virt_wire_setup); | |
107 | extern void disable_local_APIC(void); | |
108 | extern void lapic_shutdown(void); | |
109 | extern int verify_local_APIC(void); | |
110 | extern void cache_APIC_registers(void); | |
111 | extern void sync_Arb_IDs(void); | |
112 | extern void init_bsp_APIC(void); | |
113 | extern void setup_local_APIC(void); | |
114 | extern void init_apic_mappings(void); | |
67c5fc5c TG |
115 | extern void setup_boot_APIC_clock(void); |
116 | extern void setup_secondary_APIC_clock(void); | |
117 | extern int APIC_init_uniprocessor(void); | |
118 | extern void enable_NMI_through_LVT0(void *dummy); | |
119 | ||
120 | /* | |
121 | * On 32bit this is mach-xxx local | |
122 | */ | |
123 | #ifdef CONFIG_X86_64 | |
124 | extern void setup_apic_routing(void); | |
125 | #endif | |
126 | ||
127 | extern void setup_APIC_extended_lvt(unsigned char lvt_off, unsigned char vector, | |
128 | unsigned char msg_type, unsigned char mask); | |
129 | ||
130 | extern int apic_is_clustered_box(void); | |
131 | ||
132 | #else /* !CONFIG_X86_LOCAL_APIC */ | |
133 | static inline void lapic_shutdown(void) { } | |
134 | #define local_apic_timer_c2_ok 1 | |
135 | ||
136 | #endif /* !CONFIG_X86_LOCAL_APIC */ | |
137 | ||
138 | #endif /* __ASM_APIC_H */ |