projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: Export necessary function for EPT
[deliverable/linux.git] / include / asm-x86 / kvm_host.h
CommitLineData
043405e1
CO		 1#/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This header defines architecture specific interfaces, x86 version
5 *
6 * This work is licensed under the terms of the GNU GPL, version 2. See
7 * the COPYING file in the top-level directory.
8 *
9 */
10
edf88417
AK		 11#ifndef ASM_KVM_HOST_H
12#define ASM_KVM_HOST_H
043405e1 13
34c16eec
ZX		 14#include <linux/types.h>
15#include <linux/mm.h>
16
17#include <linux/kvm.h>
18#include <linux/kvm_para.h>
edf88417 19#include <linux/kvm_types.h>
34c16eec 20
e01a1b57
HB		 21#include <asm/desc.h>
22
69a9f69b
AK		 23#define KVM_MAX_VCPUS 16
24#define KVM_MEMORY_SLOTS 32
25/* memory slots that does not exposed to userspace */
26#define KVM_PRIVATE_MEM_SLOTS 4
27
28#define KVM_PIO_PAGE_OFFSET 1
29
cd6e8f87
ZX		 30#define CR3_PAE_RESERVED_BITS ((X86_CR3_PWT | X86_CR3_PCD) - 1)
31#define CR3_NONPAE_RESERVED_BITS ((PAGE_SIZE-1) & ~(X86_CR3_PWT | X86_CR3_PCD))
7d76b4d3
JP		 32#define CR3_L_MODE_RESERVED_BITS (CR3_NONPAE_RESERVED_BITS | \
33 0xFFFFFF0000000000ULL)
cd6e8f87 34
7d76b4d3 35#define KVM_GUEST_CR0_MASK \
cd6e8f87
ZX		 36 (X86_CR0_PG | X86_CR0_PE | X86_CR0_WP | X86_CR0_NE \
37 | X86_CR0_NW | X86_CR0_CD)
7d76b4d3 38#define KVM_VM_CR0_ALWAYS_ON \
cd6e8f87
ZX		 39 (X86_CR0_PG | X86_CR0_PE | X86_CR0_WP | X86_CR0_NE | X86_CR0_TS \
40 | X86_CR0_MP)
7d76b4d3 41#define KVM_GUEST_CR4_MASK \
cd6e8f87
ZX		 42 (X86_CR4_VME | X86_CR4_PSE | X86_CR4_PAE | X86_CR4_PGE | X86_CR4_VMXE)
43#define KVM_PMODE_VM_CR4_ALWAYS_ON (X86_CR4_PAE | X86_CR4_VMXE)
44#define KVM_RMODE_VM_CR4_ALWAYS_ON (X86_CR4_VME | X86_CR4_PAE | X86_CR4_VMXE)
45
46#define INVALID_PAGE (~(hpa_t)0)
47#define UNMAPPED_GVA (~(gpa_t)0)
48
05da4558
MT		 49/* shadow tables are PAE even on non-PAE hosts */
50#define KVM_HPAGE_SHIFT 21
51#define KVM_HPAGE_SIZE (1UL << KVM_HPAGE_SHIFT)
52#define KVM_HPAGE_MASK (~(KVM_HPAGE_SIZE - 1))
53
54#define KVM_PAGES_PER_HPAGE (KVM_HPAGE_SIZE / PAGE_SIZE)
55
cd6e8f87
ZX		 56#define DE_VECTOR 0
57#define UD_VECTOR 6
58#define NM_VECTOR 7
59#define DF_VECTOR 8
60#define TS_VECTOR 10
61#define NP_VECTOR 11
62#define SS_VECTOR 12
63#define GP_VECTOR 13
64#define PF_VECTOR 14
53371b50 65#define MC_VECTOR 18
cd6e8f87
ZX		 66
67#define SELECTOR_TI_MASK (1 << 2)
68#define SELECTOR_RPL_MASK 0x03
69
70#define IOPL_SHIFT 12
71
d69fb81f
ZX		 72#define KVM_ALIAS_SLOTS 4
73
d657a98e
ZX		 74#define KVM_PERMILLE_MMU_PAGES 20
75#define KVM_MIN_ALLOC_MMU_PAGES 64
1ae0a13d
DE		 76#define KVM_MMU_HASH_SHIFT 10
77#define KVM_NUM_MMU_PAGES (1 << KVM_MMU_HASH_SHIFT)
d657a98e
ZX		 78#define KVM_MIN_FREE_MMU_PAGES 5
79#define KVM_REFILL_PAGES 25
80#define KVM_MAX_CPUID_ENTRIES 40
81
e9b11c17
ZX		 82extern spinlock_t kvm_lock;
83extern struct list_head vm_list;
84
d657a98e
ZX		 85struct kvm_vcpu;
86struct kvm;
87
2b3ccfa0
ZX		 88enum {
89 VCPU_REGS_RAX = 0,
90 VCPU_REGS_RCX = 1,
91 VCPU_REGS_RDX = 2,
92 VCPU_REGS_RBX = 3,
93 VCPU_REGS_RSP = 4,
94 VCPU_REGS_RBP = 5,
95 VCPU_REGS_RSI = 6,
96 VCPU_REGS_RDI = 7,
97#ifdef CONFIG_X86_64
98 VCPU_REGS_R8 = 8,
99 VCPU_REGS_R9 = 9,
100 VCPU_REGS_R10 = 10,
101 VCPU_REGS_R11 = 11,
102 VCPU_REGS_R12 = 12,
103 VCPU_REGS_R13 = 13,
104 VCPU_REGS_R14 = 14,
105 VCPU_REGS_R15 = 15,
106#endif
107 NR_VCPU_REGS
108};
109
110enum {
111 VCPU_SREG_CS,
112 VCPU_SREG_DS,
113 VCPU_SREG_ES,
114 VCPU_SREG_FS,
115 VCPU_SREG_GS,
116 VCPU_SREG_SS,
117 VCPU_SREG_TR,
118 VCPU_SREG_LDTR,
119};
120
edf88417 121#include <asm/kvm_x86_emulate.h>
2b3ccfa0 122
d657a98e
ZX		 123#define KVM_NR_MEM_OBJS 40
124
69a9f69b
AK		 125struct kvm_guest_debug {
126 int enabled;
127 unsigned long bp[4];
128 int singlestep;
129};
130
d657a98e
ZX		 131/*
132 * We don't want allocation failures within the mmu code, so we preallocate
133 * enough memory for a single page fault in a cache.
134 */
135struct kvm_mmu_memory_cache {
136 int nobjs;
137 void *objects[KVM_NR_MEM_OBJS];
138};
139
140#define NR_PTE_CHAIN_ENTRIES 5
141
142struct kvm_pte_chain {
143 u64 *parent_ptes[NR_PTE_CHAIN_ENTRIES];
144 struct hlist_node link;
145};
146
147/*
148 * kvm_mmu_page_role, below, is defined as:
149 *
150 * bits 0:3 - total guest paging levels (2-4, or zero for real mode)
151 * bits 4:7 - page table level for this shadow (1-4)
152 * bits 8:9 - page table quadrant for 2-level guests
153 * bit 16 - "metaphysical" - gfn is not a real page (huge page/real mode)
154 * bits 17:19 - common access permissions for all ptes in this shadow page
155 */
156union kvm_mmu_page_role {
157 unsigned word;
158 struct {
7d76b4d3
JP		 159 unsigned glevels:4;
160 unsigned level:4;
161 unsigned quadrant:2;
162 unsigned pad_for_nice_hex_output:6;
163 unsigned metaphysical:1;
164 unsigned access:3;
2e53d63a 165 unsigned invalid:1;
d657a98e
ZX		 166 };
167};
168
169struct kvm_mmu_page {
170 struct list_head link;
171 struct hlist_node hash_link;
172
173 /*
174 * The following two entries are used to key the shadow page in the
175 * hash table.
176 */
177 gfn_t gfn;
178 union kvm_mmu_page_role role;
179
180 u64 *spt;
181 /* hold the gfn of each spte inside spt */
182 gfn_t *gfns;
183 unsigned long slot_bitmap; /* One bit set per slot which has memory
184 * in this shadow page.
185 */
186 int multimapped; /* More than one parent_pte? */
187 int root_count; /* Currently serving as active root */
188 union {
189 u64 *parent_pte; /* !multimapped */
190 struct hlist_head parent_ptes; /* multimapped, kvm_pte_chain */
191 };
192};
193
194/*
195 * x86 supports 3 paging modes (4-level 64-bit, 3-level 64-bit, and 2-level
196 * 32-bit). The kvm_mmu structure abstracts the details of the current mmu
197 * mode.
198 */
199struct kvm_mmu {
200 void (*new_cr3)(struct kvm_vcpu *vcpu);
201 int (*page_fault)(struct kvm_vcpu *vcpu, gva_t gva, u32 err);
202 void (*free)(struct kvm_vcpu *vcpu);
203 gpa_t (*gva_to_gpa)(struct kvm_vcpu *vcpu, gva_t gva);
204 void (*prefetch_page)(struct kvm_vcpu *vcpu,
205 struct kvm_mmu_page *page);
206 hpa_t root_hpa;
207 int root_level;
208 int shadow_root_level;
209
210 u64 *pae_root;
211};
212
ad312c7c 213struct kvm_vcpu_arch {
34c16eec
ZX		 214 u64 host_tsc;
215 int interrupt_window_open;
216 unsigned long irq_summary; /* bit vector: 1 per word in irq_pending */
217 DECLARE_BITMAP(irq_pending, KVM_NR_INTERRUPTS);
218 unsigned long regs[NR_VCPU_REGS]; /* for rsp: vcpu_load_rsp_rip() */
219 unsigned long rip; /* needs vcpu_load_rsp_rip() */
220
221 unsigned long cr0;
222 unsigned long cr2;
223 unsigned long cr3;
224 unsigned long cr4;
225 unsigned long cr8;
226 u64 pdptrs[4]; /* pae */
227 u64 shadow_efer;
228 u64 apic_base;
229 struct kvm_lapic *apic; /* kernel irqchip context */
34c16eec
ZX		 230 int mp_state;
231 int sipi_vector;
232 u64 ia32_misc_enable_msr;
b209749f 233 bool tpr_access_reporting;
34c16eec
ZX		 234
235 struct kvm_mmu mmu;
236
237 struct kvm_mmu_memory_cache mmu_pte_chain_cache;
238 struct kvm_mmu_memory_cache mmu_rmap_desc_cache;
239 struct kvm_mmu_memory_cache mmu_page_cache;
240 struct kvm_mmu_memory_cache mmu_page_header_cache;
241
242 gfn_t last_pt_write_gfn;
243 int last_pt_write_count;
244 u64 *last_pte_updated;
245
d7824fff 246 struct {
35149e21
AL		 247 gfn_t gfn; /* presumed gfn during guest pte update */
248 pfn_t pfn; /* pfn corresponding to that gfn */
05da4558 249 int largepage;
d7824fff
AK		 250 } update_pte;
251
34c16eec
ZX		 252 struct i387_fxsave_struct host_fx_image;
253 struct i387_fxsave_struct guest_fx_image;
254
255 gva_t mmio_fault_cr2;
256 struct kvm_pio_request pio;
257 void *pio_data;
258
298101da
AK		 259 struct kvm_queued_exception {
260 bool pending;
261 bool has_error_code;
262 u8 nr;
263 u32 error_code;
264 } exception;
265
34c16eec
ZX		 266 struct {
267 int active;
268 u8 save_iopl;
269 struct kvm_save_segment {
270 u16 selector;
271 unsigned long base;
272 u32 limit;
273 u32 ar;
274 } tr, es, ds, fs, gs;
275 } rmode;
276 int halt_request; /* real mode on Intel only */
277
278 int cpuid_nent;
07716717 279 struct kvm_cpuid_entry2 cpuid_entries[KVM_MAX_CPUID_ENTRIES];
34c16eec
ZX		 280 /* emulate context */
281
282 struct x86_emulate_ctxt emulate_ctxt;
18068523
GOC		 283
284 gpa_t time;
285 struct kvm_vcpu_time_info hv_clock;
286 unsigned int time_offset;
287 struct page *time_page;
34c16eec
ZX		 288};
289
d69fb81f
ZX		 290struct kvm_mem_alias {
291 gfn_t base_gfn;
292 unsigned long npages;
293 gfn_t target_gfn;
294};
295
296struct kvm_arch{
297 int naliases;
298 struct kvm_mem_alias aliases[KVM_ALIAS_SLOTS];
f05e70ac
ZX		 299
300 unsigned int n_free_mmu_pages;
301 unsigned int n_requested_mmu_pages;
302 unsigned int n_alloc_mmu_pages;
303 struct hlist_head mmu_page_hash[KVM_NUM_MMU_PAGES];
304 /*
305 * Hash table of struct kvm_mmu_page.
306 */
307 struct list_head active_mmu_pages;
d7deeeb0
ZX		 308 struct kvm_pic *vpic;
309 struct kvm_ioapic *vioapic;
7837699f 310 struct kvm_pit *vpit;
bfc6d222
ZX		 311
312 int round_robin_prev_vcpu;
313 unsigned int tss_addr;
314 struct page *apic_access_page;
18068523
GOC		 315
316 gpa_t wall_clock;
d69fb81f
ZX		 317};
318
0711456c
ZX		 319struct kvm_vm_stat {
320 u32 mmu_shadow_zapped;
321 u32 mmu_pte_write;
322 u32 mmu_pte_updated;
323 u32 mmu_pde_zapped;
324 u32 mmu_flooded;
325 u32 mmu_recycled;
dfc5aa00 326 u32 mmu_cache_miss;
0711456c 327 u32 remote_tlb_flush;
05da4558 328 u32 lpages;
0711456c
ZX		 329};
330
77b4c255
ZX		 331struct kvm_vcpu_stat {
332 u32 pf_fixed;
333 u32 pf_guest;
334 u32 tlb_flush;
335 u32 invlpg;
336
337 u32 exits;
338 u32 io_exits;
339 u32 mmio_exits;
340 u32 signal_exits;
341 u32 irq_window_exits;
342 u32 halt_exits;
343 u32 halt_wakeup;
344 u32 request_irq_exits;
345 u32 irq_exits;
346 u32 host_state_reload;
347 u32 efer_reload;
348 u32 fpu_reload;
349 u32 insn_emulation;
350 u32 insn_emulation_fail;
f11c3a8d 351 u32 hypercalls;
77b4c255 352};
ad312c7c 353
e01a1b57
HB		 354struct descriptor_table {
355 u16 limit;
356 unsigned long base;
357} __attribute__((packed));
358
ea4a5ff8
ZX		 359struct kvm_x86_ops {
360 int (*cpu_has_kvm_support)(void); /* __init */
361 int (*disabled_by_bios)(void); /* __init */
362 void (*hardware_enable)(void *dummy); /* __init */
363 void (*hardware_disable)(void *dummy);
364 void (*check_processor_compatibility)(void *rtn);
365 int (*hardware_setup)(void); /* __init */
366 void (*hardware_unsetup)(void); /* __exit */
774ead3a 367 bool (*cpu_has_accelerated_tpr)(void);
ea4a5ff8
ZX		 368
369 /* Create, but do not attach this VCPU */
370 struct kvm_vcpu *(*vcpu_create)(struct kvm *kvm, unsigned id);
371 void (*vcpu_free)(struct kvm_vcpu *vcpu);
372 int (*vcpu_reset)(struct kvm_vcpu *vcpu);
373
374 void (*prepare_guest_switch)(struct kvm_vcpu *vcpu);
375 void (*vcpu_load)(struct kvm_vcpu *vcpu, int cpu);
376 void (*vcpu_put)(struct kvm_vcpu *vcpu);
377 void (*vcpu_decache)(struct kvm_vcpu *vcpu);
378
379 int (*set_guest_debug)(struct kvm_vcpu *vcpu,
380 struct kvm_debug_guest *dbg);
381 void (*guest_debug_pre)(struct kvm_vcpu *vcpu);
382 int (*get_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata);
383 int (*set_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
384 u64 (*get_segment_base)(struct kvm_vcpu *vcpu, int seg);
385 void (*get_segment)(struct kvm_vcpu *vcpu,
386 struct kvm_segment *var, int seg);
2e4d2653 387 int (*get_cpl)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX		 388 void (*set_segment)(struct kvm_vcpu *vcpu,
389 struct kvm_segment *var, int seg);
390 void (*get_cs_db_l_bits)(struct kvm_vcpu *vcpu, int *db, int *l);
391 void (*decache_cr4_guest_bits)(struct kvm_vcpu *vcpu);
392 void (*set_cr0)(struct kvm_vcpu *vcpu, unsigned long cr0);
393 void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3);
394 void (*set_cr4)(struct kvm_vcpu *vcpu, unsigned long cr4);
395 void (*set_efer)(struct kvm_vcpu *vcpu, u64 efer);
396 void (*get_idt)(struct kvm_vcpu *vcpu, struct descriptor_table *dt);
397 void (*set_idt)(struct kvm_vcpu *vcpu, struct descriptor_table *dt);
398 void (*get_gdt)(struct kvm_vcpu *vcpu, struct descriptor_table *dt);
399 void (*set_gdt)(struct kvm_vcpu *vcpu, struct descriptor_table *dt);
400 unsigned long (*get_dr)(struct kvm_vcpu *vcpu, int dr);
401 void (*set_dr)(struct kvm_vcpu *vcpu, int dr, unsigned long value,
402 int *exception);
403 void (*cache_regs)(struct kvm_vcpu *vcpu);
404 void (*decache_regs)(struct kvm_vcpu *vcpu);
405 unsigned long (*get_rflags)(struct kvm_vcpu *vcpu);
406 void (*set_rflags)(struct kvm_vcpu *vcpu, unsigned long rflags);
407
408 void (*tlb_flush)(struct kvm_vcpu *vcpu);
ea4a5ff8 409
ea4a5ff8
ZX		 410 void (*run)(struct kvm_vcpu *vcpu, struct kvm_run *run);
411 int (*handle_exit)(struct kvm_run *run, struct kvm_vcpu *vcpu);
412 void (*skip_emulated_instruction)(struct kvm_vcpu *vcpu);
413 void (*patch_hypercall)(struct kvm_vcpu *vcpu,
414 unsigned char *hypercall_addr);
415 int (*get_irq)(struct kvm_vcpu *vcpu);
416 void (*set_irq)(struct kvm_vcpu *vcpu, int vec);
298101da
AK		 417 void (*queue_exception)(struct kvm_vcpu *vcpu, unsigned nr,
418 bool has_error_code, u32 error_code);
419 bool (*exception_injected)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX		 420 void (*inject_pending_irq)(struct kvm_vcpu *vcpu);
421 void (*inject_pending_vectors)(struct kvm_vcpu *vcpu,
422 struct kvm_run *run);
423
424 int (*set_tss_addr)(struct kvm *kvm, unsigned int addr);
67253af5 425 int (*get_tdp_level)(void);
ea4a5ff8
ZX		 426};
427
97896d04
ZX		 428extern struct kvm_x86_ops *kvm_x86_ops;
429
54f1585a
ZX		 430int kvm_mmu_module_init(void);
431void kvm_mmu_module_exit(void);
432
433void kvm_mmu_destroy(struct kvm_vcpu *vcpu);
434int kvm_mmu_create(struct kvm_vcpu *vcpu);
435int kvm_mmu_setup(struct kvm_vcpu *vcpu);
436void kvm_mmu_set_nonpresent_ptes(u64 trap_pte, u64 notrap_pte);
7b52345e
SY		 437void kvm_mmu_set_base_ptes(u64 base_pte);
438void kvm_mmu_set_mask_ptes(u64 user_mask, u64 accessed_mask,
439 u64 dirty_mask, u64 nx_mask, u64 x_mask);
54f1585a
ZX		 440
441int kvm_mmu_reset_context(struct kvm_vcpu *vcpu);
442void kvm_mmu_slot_remove_write_access(struct kvm *kvm, int slot);
443void kvm_mmu_zap_all(struct kvm *kvm);
3ad82a7e 444unsigned int kvm_mmu_calculate_mmu_pages(struct kvm *kvm);
54f1585a
ZX		 445void kvm_mmu_change_mmu_pages(struct kvm *kvm, unsigned int kvm_nr_mmu_pages);
446
cc4b6871
JR		 447int load_pdptrs(struct kvm_vcpu *vcpu, unsigned long cr3);
448
3200f405 449int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
9f811285 450 const void *val, int bytes);
2f333bcb
MT		 451int kvm_pv_mmu_op(struct kvm_vcpu *vcpu, unsigned long bytes,
452 gpa_t addr, unsigned long *ret);
453
454extern bool tdp_enabled;
9f811285 455
54f1585a
ZX		 456enum emulation_result {
457 EMULATE_DONE, /* no further processing */
458 EMULATE_DO_MMIO, /* kvm_run filled with mmio request */
459 EMULATE_FAIL, /* can't emulate this instruction */
460};
461
571008da
SY		 462#define EMULTYPE_NO_DECODE (1 << 0)
463#define EMULTYPE_TRAP_UD (1 << 1)
54f1585a 464int emulate_instruction(struct kvm_vcpu *vcpu, struct kvm_run *run,
571008da 465 unsigned long cr2, u16 error_code, int emulation_type);
54f1585a
ZX		 466void kvm_report_emulation_failure(struct kvm_vcpu *cvpu, const char *context);
467void realmode_lgdt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
468void realmode_lidt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
469void realmode_lmsw(struct kvm_vcpu *vcpu, unsigned long msw,
470 unsigned long *rflags);
471
472unsigned long realmode_get_cr(struct kvm_vcpu *vcpu, int cr);
473void realmode_set_cr(struct kvm_vcpu *vcpu, int cr, unsigned long value,
474 unsigned long *rflags);
f2b4b7dd 475void kvm_enable_efer_bits(u64);
54f1585a
ZX		 476int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *data);
477int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
478
479struct x86_emulate_ctxt;
480
481int kvm_emulate_pio(struct kvm_vcpu *vcpu, struct kvm_run *run, int in,
482 int size, unsigned port);
483int kvm_emulate_pio_string(struct kvm_vcpu *vcpu, struct kvm_run *run, int in,
484 int size, unsigned long count, int down,
485 gva_t address, int rep, unsigned port);
486void kvm_emulate_cpuid(struct kvm_vcpu *vcpu);
487int kvm_emulate_halt(struct kvm_vcpu *vcpu);
488int emulate_invlpg(struct kvm_vcpu *vcpu, gva_t address);
489int emulate_clts(struct kvm_vcpu *vcpu);
490int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr,
491 unsigned long *dest);
492int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr,
493 unsigned long value);
494
37817f29
IE		 495int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int reason);
496
2d3ad1f4 497void kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0);
9c20456a
JR		 498void kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3);
499void kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4);
500void kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8);
2d3ad1f4
AK		 501unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu);
502void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw);
54f1585a
ZX		 503void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l);
504
505int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata);
506int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data);
507
298101da
AK		 508void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr);
509void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
c3c91fee
AK		 510void kvm_inject_page_fault(struct kvm_vcpu *vcpu, unsigned long cr2,
511 u32 error_code);
298101da 512
54f1585a
ZX		 513void fx_init(struct kvm_vcpu *vcpu);
514
515int emulator_read_std(unsigned long addr,
516 void *val,
517 unsigned int bytes,
518 struct kvm_vcpu *vcpu);
519int emulator_write_emulated(unsigned long addr,
520 const void *val,
521 unsigned int bytes,
522 struct kvm_vcpu *vcpu);
523
524unsigned long segment_base(u16 selector);
525
d835dfec 526void kvm_mmu_flush_tlb(struct kvm_vcpu *vcpu);
54f1585a
ZX		 527void kvm_mmu_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa,
528 const u8 *new, int bytes);
529int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva);
530void __kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu);
531int kvm_mmu_load(struct kvm_vcpu *vcpu);
532void kvm_mmu_unload(struct kvm_vcpu *vcpu);
533
534int kvm_emulate_hypercall(struct kvm_vcpu *vcpu);
535
536int kvm_fix_hypercall(struct kvm_vcpu *vcpu);
537
3067714c 538int kvm_mmu_page_fault(struct kvm_vcpu *vcpu, gva_t gva, u32 error_code);
34c16eec 539
18552672
JR		 540void kvm_enable_tdp(void);
541
a03490ed 542int load_pdptrs(struct kvm_vcpu *vcpu, unsigned long cr3);
de7d789a 543int complete_pio(struct kvm_vcpu *vcpu);
ec6d273d
ZX		 544
545static inline struct kvm_mmu_page *page_header(hpa_t shadow_page)
546{
547 struct page *page = pfn_to_page(shadow_page >> PAGE_SHIFT);
548
549 return (struct kvm_mmu_page *)page_private(page);
550}
551
552static inline u16 read_fs(void)
553{
554 u16 seg;
555 asm("mov %%fs, %0" : "=g"(seg));
556 return seg;
557}
558
559static inline u16 read_gs(void)
560{
561 u16 seg;
562 asm("mov %%gs, %0" : "=g"(seg));
563 return seg;
564}
565
566static inline u16 read_ldt(void)
567{
568 u16 ldt;
569 asm("sldt %0" : "=g"(ldt));
570 return ldt;
571}
572
573static inline void load_fs(u16 sel)
574{
575 asm("mov %0, %%fs" : : "rm"(sel));
576}
577
578static inline void load_gs(u16 sel)
579{
580 asm("mov %0, %%gs" : : "rm"(sel));
581}
582
583#ifndef load_ldt
584static inline void load_ldt(u16 sel)
585{
586 asm("lldt %0" : : "rm"(sel));
587}
588#endif
589
590static inline void get_idt(struct descriptor_table *table)
591{
592 asm("sidt %0" : "=m"(*table));
593}
594
595static inline void get_gdt(struct descriptor_table *table)
596{
597 asm("sgdt %0" : "=m"(*table));
598}
599
600static inline unsigned long read_tr_base(void)
601{
602 u16 tr;
603 asm("str %0" : "=g"(tr));
604 return segment_base(tr);
605}
606
607#ifdef CONFIG_X86_64
608static inline unsigned long read_msr(unsigned long msr)
609{
610 u64 value;
611
612 rdmsrl(msr, value);
613 return value;
614}
615#endif
616
617static inline void fx_save(struct i387_fxsave_struct *image)
618{
619 asm("fxsave (%0)":: "r" (image));
620}
621
622static inline void fx_restore(struct i387_fxsave_struct *image)
623{
624 asm("fxrstor (%0)":: "r" (image));
625}
626
627static inline void fpu_init(void)
628{
629 asm("finit");
630}
631
632static inline u32 get_rdx_init_val(void)
633{
634 return 0x600; /* P6 family */
635}
636
c1a5d4f9
AK		 637static inline void kvm_inject_gp(struct kvm_vcpu *vcpu, u32 error_code)
638{
639 kvm_queue_exception_e(vcpu, GP_VECTOR, error_code);
640}
641
ec6d273d
ZX		 642#define ASM_VMX_VMCLEAR_RAX ".byte 0x66, 0x0f, 0xc7, 0x30"
643#define ASM_VMX_VMLAUNCH ".byte 0x0f, 0x01, 0xc2"
644#define ASM_VMX_VMRESUME ".byte 0x0f, 0x01, 0xc3"
645#define ASM_VMX_VMPTRLD_RAX ".byte 0x0f, 0xc7, 0x30"
646#define ASM_VMX_VMREAD_RDX_RAX ".byte 0x0f, 0x78, 0xd0"
647#define ASM_VMX_VMWRITE_RAX_RDX ".byte 0x0f, 0x79, 0xd0"
648#define ASM_VMX_VMWRITE_RSP_RDX ".byte 0x0f, 0x79, 0xd4"
649#define ASM_VMX_VMXOFF ".byte 0x0f, 0x01, 0xc4"
650#define ASM_VMX_VMXON_RAX ".byte 0xf3, 0x0f, 0xc7, 0x30"
2384d2b3 651#define ASM_VMX_INVVPID ".byte 0x66, 0x0f, 0x38, 0x81, 0x08"
ec6d273d
ZX		 652
653#define MSR_IA32_TIME_STAMP_COUNTER 0x010
654
655#define TSS_IOPB_BASE_OFFSET 0x66
656#define TSS_BASE_SIZE 0x68
657#define TSS_IOPB_SIZE (65536 / 8)
658#define TSS_REDIRECTION_SIZE (256 / 8)
7d76b4d3
JP		 659#define RMODE_TSS_SIZE \
660 (TSS_BASE_SIZE + TSS_REDIRECTION_SIZE + TSS_IOPB_SIZE + 1)
53e0aa7b 661
37817f29
IE		 662enum {
663 TASK_SWITCH_CALL = 0,
664 TASK_SWITCH_IRET = 1,
665 TASK_SWITCH_JMP = 2,
666 TASK_SWITCH_GATE = 3,
667};
668
2714d1d3
FEL		 669#define KVMTRACE_5D(evt, vcpu, d1, d2, d3, d4, d5, name) \
670 trace_mark(kvm_trace_##name, "%u %p %u %u %u %u %u %u", KVM_TRC_##evt, \
671 vcpu, 5, d1, d2, d3, d4, d5)
672#define KVMTRACE_4D(evt, vcpu, d1, d2, d3, d4, name) \
673 trace_mark(kvm_trace_##name, "%u %p %u %u %u %u %u %u", KVM_TRC_##evt, \
674 vcpu, 4, d1, d2, d3, d4, 0)
675#define KVMTRACE_3D(evt, vcpu, d1, d2, d3, name) \
676 trace_mark(kvm_trace_##name, "%u %p %u %u %u %u %u %u", KVM_TRC_##evt, \
677 vcpu, 3, d1, d2, d3, 0, 0)
678#define KVMTRACE_2D(evt, vcpu, d1, d2, name) \
679 trace_mark(kvm_trace_##name, "%u %p %u %u %u %u %u %u", KVM_TRC_##evt, \
680 vcpu, 2, d1, d2, 0, 0, 0)
681#define KVMTRACE_1D(evt, vcpu, d1, name) \
682 trace_mark(kvm_trace_##name, "%u %p %u %u %u %u %u %u", KVM_TRC_##evt, \
683 vcpu, 1, d1, 0, 0, 0, 0)
684#define KVMTRACE_0D(evt, vcpu, name) \
685 trace_mark(kvm_trace_##name, "%u %p %u %u %u %u %u %u", KVM_TRC_##evt, \
686 vcpu, 0, 0, 0, 0, 0, 0)
687
043405e1 688#endif
Linux kernel - Deliverables
This page took 0.139202 seconds and 5 git commands to generate.