projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[AArch64, ILP32] 3/6 Support for ELF32 relocs and refactor reloc handling
[deliverable/binutils-gdb.git] / include / elf / aarch64.h
CommitLineData
a06ea964
NC		 1/* AArch64 ELF support for BFD.
2
3 Copyright 2009, 2010, 2011, 2012 Free Software Foundation, Inc.
4 Contributed by ARM Ltd.
5
6 This file is part of GNU Binutils.
7
8 This program is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 3 of the license, or
11 (at your option) any later version.
12
13 This program is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
17
18 You should have received a copy of the GNU General Public License
19 along with this program; see the file COPYING3. If not,
20 see <http://www.gnu.org/licenses/>. */
21
22#ifndef _ELF_AARCH64_H
23#define _ELF_AARCH64_H
24
25#include "elf/reloc-macros.h"
26
27/* Processor specific program header types. */
28#define PT_AARCH64_ARCHEXT (PT_LOPROC + 0)
29
30/* Additional section types. */
31#define SHT_AARCH64_ATTRIBUTES 0x70000003 /* Section holds attributes. */
32
33/* AArch64-specific values for sh_flags. */
34#define SHF_ENTRYSECT 0x10000000 /* Section contains an
35 entry point. */
36#define SHF_COMDEF 0x80000000 /* Section may be multiply defined
37 in the input to a link step. */
38
39/* Relocation types. */
40
41START_RELOC_NUMBERS (elf_aarch64_reloc_type)
42
43/* Null relocations. */
44RELOC_NUMBER (R_AARCH64_NONE, 0) /* No reloc */
45
a6bb11b2
YZ		 46/* Basic data relocations. */
47
48/* .word: (S+A) */
49RELOC_NUMBER (R_AARCH64_P32_ABS32, 1)
50
51/* .half: (S+A) */
52RELOC_NUMBER (R_AARCH64_P32_ABS16, 2)
53
54/* .word: (S+A-P) */
55RELOC_NUMBER (R_AARCH64_P32_PREL32, 3)
56
57/* .half: (S+A-P) */
58RELOC_NUMBER (R_AARCH64_P32_PREL16, 4)
59
60/* Group relocations to create a 16, 32, 48 or 64 bit
61 unsigned data or abs address inline. */
62
63/* MOV[ZK]: ((S+A) >> 0) & 0xffff */
64RELOC_NUMBER (R_AARCH64_P32_MOVW_UABS_G0, 5)
65
66/* MOV[ZK]: ((S+A) >> 0) & 0xffff */
67RELOC_NUMBER (R_AARCH64_P32_MOVW_UABS_G0_NC, 6)
68
69/* MOV[ZK]: ((S+A) >> 16) & 0xffff */
70RELOC_NUMBER (R_AARCH64_P32_MOVW_UABS_G1, 7)
71
72/* Group relocations to create high part of a 16, 32, 48 or 64 bit
73 signed data or abs address inline. Will change instruction
74 to MOVN or MOVZ depending on sign of calculated value. */
75
76/* MOV[ZN]: ((S+A) >> 0) & 0xffff */
77RELOC_NUMBER (R_AARCH64_P32_MOVW_SABS_G0, 8)
78
79/* Relocations to generate 19, 21 and 33 bit PC-relative load/store
80 addresses: PG(x) is (x & ~0xfff). */
81
82/* LD-lit: ((S+A-P) >> 2) & 0x7ffff */
83RELOC_NUMBER (R_AARCH64_P32_LD_PREL_LO19, 9)
84
85/* ADR: (S+A-P) & 0x1fffff */
86RELOC_NUMBER (R_AARCH64_P32_ADR_PREL_LO21, 10)
87
88/* ADRH: ((PG(S+A)-PG(P)) >> 12) & 0x1fffff */
89RELOC_NUMBER (R_AARCH64_P32_ADR_PREL_PG_HI21, 11)
90
91/* ADD: (S+A) & 0xfff */
92RELOC_NUMBER (R_AARCH64_P32_ADD_ABS_LO12_NC, 12)
93
94/* LD/ST8: (S+A) & 0xfff */
95RELOC_NUMBER (R_AARCH64_P32_LDST8_ABS_LO12_NC, 13)
96
97/* LD/ST16: (S+A) & 0xffe */
98RELOC_NUMBER (R_AARCH64_P32_LDST16_ABS_LO12_NC, 14)
99
100/* LD/ST32: (S+A) & 0xffc */
101RELOC_NUMBER (R_AARCH64_P32_LDST32_ABS_LO12_NC, 15)
102
103/* LD/ST64: (S+A) & 0xff8 */
104RELOC_NUMBER (R_AARCH64_P32_LDST64_ABS_LO12_NC, 16)
105
106/* LD/ST128: (S+A) & 0xff0 */
107RELOC_NUMBER (R_AARCH64_P32_LDST128_ABS_LO12_NC, 17)
108
109/* Relocations for control-flow instructions. */
110
111/* TBZ/NZ: ((S+A-P) >> 2) & 0x3fff. */
112RELOC_NUMBER (R_AARCH64_P32_TSTBR14, 18)
113
114/* B.cond: ((S+A-P) >> 2) & 0x7ffff. */
115RELOC_NUMBER (R_AARCH64_P32_CONDBR19, 19)
116
117/* B: ((S+A-P) >> 2) & 0x3ffffff. */
118RELOC_NUMBER (R_AARCH64_P32_JUMP26, 20)
119
120/* BL: ((S+A-P) >> 2) & 0x3ffffff. */
121RELOC_NUMBER (R_AARCH64_P32_CALL26, 21)
122
123
124RELOC_NUMBER (R_AARCH64_P32_GOT_LD_PREL19, 25)
125RELOC_NUMBER (R_AARCH64_P32_ADR_GOT_PAGE, 26)
126RELOC_NUMBER (R_AARCH64_P32_LD32_GOT_LO12_NC, 27)
127
128
129RELOC_NUMBER (R_AARCH64_P32_TLSGD_ADR_PAGE21, 81)
130RELOC_NUMBER (R_AARCH64_P32_TLSGD_ADD_LO12_NC, 82)
131RELOC_NUMBER (R_AARCH64_P32_TLSIE_ADR_GOTTPREL_PAGE21, 103)
132RELOC_NUMBER (R_AARCH64_P32_TLSIE_LD32_GOTTPREL_LO12_NC, 104)
133RELOC_NUMBER (R_AARCH64_P32_TLSIE_LD_GOTTPREL_PREL19, 105)
134RELOC_NUMBER (R_AARCH64_P32_TLSLE_MOVW_TPREL_G1, 106)
135RELOC_NUMBER (R_AARCH64_P32_TLSLE_MOVW_TPREL_G0, 107)
136RELOC_NUMBER (R_AARCH64_P32_TLSLE_MOVW_TPREL_G0_NC, 108)
137RELOC_NUMBER (R_AARCH64_P32_TLSLE_ADD_TPREL_HI12, 109)
138RELOC_NUMBER (R_AARCH64_P32_TLSLE_ADD_TPREL_LO12, 110)
139RELOC_NUMBER (R_AARCH64_P32_TLSLE_ADD_TPREL_LO12_NC, 111)
140
141RELOC_NUMBER (R_AARCH64_P32_TLSDESC_LD_PREL19, 122)
142RELOC_NUMBER (R_AARCH64_P32_TLSDESC_ADR_PREL21, 123)
143RELOC_NUMBER (R_AARCH64_P32_TLSDESC_ADR_PAGE21, 124)
144RELOC_NUMBER (R_AARCH64_P32_TLSDESC_LD32_LO12_NC, 125)
145RELOC_NUMBER (R_AARCH64_P32_TLSDESC_ADD_LO12_NC, 126)
146RELOC_NUMBER (R_AARCH64_P32_TLSDESC_CALL, 127)
147
148/* Dynamic relocations */
149
150/* Copy symbol at runtime. */
151RELOC_NUMBER (R_AARCH64_P32_COPY, 180)
152
153/* Create GOT entry. */
154RELOC_NUMBER (R_AARCH64_P32_GLOB_DAT, 181)
155
156 /* Create PLT entry. */
157RELOC_NUMBER (R_AARCH64_P32_JUMP_SLOT, 182)
158
159/* Adjust by program base. */
160RELOC_NUMBER (R_AARCH64_P32_RELATIVE, 183)
161RELOC_NUMBER (R_AARCH64_P32_TLS_DTPMOD, 184)
162RELOC_NUMBER (R_AARCH64_P32_TLS_DTPREL, 185)
163RELOC_NUMBER (R_AARCH64_P32_TLS_TPREL, 186)
164RELOC_NUMBER (R_AARCH64_P32_TLSDESC, 187)
165RELOC_NUMBER (R_AARCH64_P32_IRELATIVE, 188)
a06ea964
NC		 166
167RELOC_NUMBER (R_AARCH64_NULL, 256) /* No reloc */
168
169/* Basic data relocations. */
170
171/* .xword: (S+A) */
172RELOC_NUMBER (R_AARCH64_ABS64, 257)
173
174/* .word: (S+A) */
175RELOC_NUMBER (R_AARCH64_ABS32, 258)
176
177/* .half: (S+A) */
178RELOC_NUMBER (R_AARCH64_ABS16, 259)
179
180/* .xword: (S+A-P) */
181RELOC_NUMBER (R_AARCH64_PREL64, 260)
182
183/* .word: (S+A-P) */
184RELOC_NUMBER (R_AARCH64_PREL32, 261)
185
186/* .half: (S+A-P) */
187RELOC_NUMBER (R_AARCH64_PREL16, 262)
188
189/* Group relocations to create a 16, 32, 48 or 64 bit
190 unsigned data or abs address inline. */
191
192/* MOV[ZK]: ((S+A) >> 0) & 0xffff */
193RELOC_NUMBER (R_AARCH64_MOVW_UABS_G0, 263)
194
195/* MOV[ZK]: ((S+A) >> 0) & 0xffff */
196RELOC_NUMBER (R_AARCH64_MOVW_UABS_G0_NC, 264)
197
198/* MOV[ZK]: ((S+A) >> 16) & 0xffff */
199RELOC_NUMBER (R_AARCH64_MOVW_UABS_G1, 265)
200
201/* MOV[ZK]: ((S+A) >> 16) & 0xffff */
202RELOC_NUMBER (R_AARCH64_MOVW_UABS_G1_NC, 266)
203
204/* MOV[ZK]: ((S+A) >> 32) & 0xffff */
205RELOC_NUMBER (R_AARCH64_MOVW_UABS_G2, 267)
206
207/* MOV[ZK]: ((S+A) >> 32) & 0xffff */
208RELOC_NUMBER (R_AARCH64_MOVW_UABS_G2_NC, 268)
209
210/* MOV[ZK]: ((S+A) >> 48) & 0xffff */
211RELOC_NUMBER (R_AARCH64_MOVW_UABS_G3, 269)
212
213/* Group relocations to create high part of a 16, 32, 48 or 64 bit
214 signed data or abs address inline. Will change instruction
215 to MOVN or MOVZ depending on sign of calculated value. */
216
217/* MOV[ZN]: ((S+A) >> 0) & 0xffff */
218RELOC_NUMBER (R_AARCH64_MOVW_SABS_G0, 270)
219
220/* MOV[ZN]: ((S+A) >> 16) & 0xffff */
221RELOC_NUMBER (R_AARCH64_MOVW_SABS_G1, 271)
222
223/* MOV[ZN]: ((S+A) >> 32) & 0xffff */
224RELOC_NUMBER (R_AARCH64_MOVW_SABS_G2, 272)
225
226/* Relocations to generate 19, 21 and 33 bit PC-relative load/store
227 addresses: PG(x) is (x & ~0xfff). */
228
229/* LD-lit: ((S+A-P) >> 2) & 0x7ffff */
230RELOC_NUMBER (R_AARCH64_LD_PREL_LO19, 273)
231
232/* ADR: (S+A-P) & 0x1fffff */
233RELOC_NUMBER (R_AARCH64_ADR_PREL_LO21, 274)
234
235/* ADRH: ((PG(S+A)-PG(P)) >> 12) & 0x1fffff */
236RELOC_NUMBER (R_AARCH64_ADR_PREL_PG_HI21, 275)
237
238/* ADRH: ((PG(S+A)-PG(P)) >> 12) & 0x1fffff */
239RELOC_NUMBER (R_AARCH64_ADR_PREL_PG_HI21_NC, 276)
240
241/* ADD: (S+A) & 0xfff */
242RELOC_NUMBER (R_AARCH64_ADD_ABS_LO12_NC, 277)
243
244/* LD/ST8: (S+A) & 0xfff */
245RELOC_NUMBER (R_AARCH64_LDST8_ABS_LO12_NC, 278)
246
247/* Relocations for control-flow instructions. */
248
249/* TBZ/NZ: ((S+A-P) >> 2) & 0x3fff. */
250RELOC_NUMBER (R_AARCH64_TSTBR14, 279)
251
252/* B.cond: ((S+A-P) >> 2) & 0x7ffff. */
253RELOC_NUMBER (R_AARCH64_CONDBR19, 280)
254
255/* 281 unused */
256
257/* B: ((S+A-P) >> 2) & 0x3ffffff. */
258RELOC_NUMBER (R_AARCH64_JUMP26, 282)
259
260/* BL: ((S+A-P) >> 2) & 0x3ffffff. */
261RELOC_NUMBER (R_AARCH64_CALL26, 283)
262
263/* LD/ST16: (S+A) & 0xffe */
264RELOC_NUMBER (R_AARCH64_LDST16_ABS_LO12_NC, 284)
265
266/* LD/ST32: (S+A) & 0xffc */
267RELOC_NUMBER (R_AARCH64_LDST32_ABS_LO12_NC, 285)
268
269/* LD/ST64: (S+A) & 0xff8 */
270RELOC_NUMBER (R_AARCH64_LDST64_ABS_LO12_NC, 286)
271
272/* LD/ST128: (S+A) & 0xff0 */
273RELOC_NUMBER (R_AARCH64_LDST128_ABS_LO12_NC, 299)
274
f41aef5f 275RELOC_NUMBER (R_AARCH64_GOT_LD_PREL19, 309)
a06ea964
NC		 276RELOC_NUMBER (R_AARCH64_ADR_GOT_PAGE, 311)
277RELOC_NUMBER (R_AARCH64_LD64_GOT_LO12_NC, 312)
278
a06ea964
NC		 279RELOC_NUMBER (R_AARCH64_TLSGD_ADR_PAGE21, 513)
280RELOC_NUMBER (R_AARCH64_TLSGD_ADD_LO12_NC, 514)
281RELOC_NUMBER (R_AARCH64_TLSIE_MOVW_GOTTPREL_G1, 539)
282RELOC_NUMBER (R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC, 540)
283RELOC_NUMBER (R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21, 541)
284RELOC_NUMBER (R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC, 542)
285RELOC_NUMBER (R_AARCH64_TLSIE_LD_GOTTPREL_PREL19, 543)
286RELOC_NUMBER (R_AARCH64_TLSLE_MOVW_TPREL_G2, 544)
287RELOC_NUMBER (R_AARCH64_TLSLE_MOVW_TPREL_G1, 545)
288RELOC_NUMBER (R_AARCH64_TLSLE_MOVW_TPREL_G1_NC, 546)
289RELOC_NUMBER (R_AARCH64_TLSLE_MOVW_TPREL_G0, 547)
290RELOC_NUMBER (R_AARCH64_TLSLE_MOVW_TPREL_G0_NC, 548)
291RELOC_NUMBER (R_AARCH64_TLSLE_ADD_TPREL_HI12, 549)
292RELOC_NUMBER (R_AARCH64_TLSLE_ADD_TPREL_LO12, 550)
293RELOC_NUMBER (R_AARCH64_TLSLE_ADD_TPREL_LO12_NC, 551)
a06ea964 294
418009c2 295RELOC_NUMBER (R_AARCH64_TLSDESC_LD_PREL19, 560)
a06ea964 296RELOC_NUMBER (R_AARCH64_TLSDESC_ADR_PREL21, 561)
418009c2 297RELOC_NUMBER (R_AARCH64_TLSDESC_ADR_PAGE21, 562)
a06ea964
NC		 298RELOC_NUMBER (R_AARCH64_TLSDESC_LD64_LO12_NC, 563)
299RELOC_NUMBER (R_AARCH64_TLSDESC_ADD_LO12_NC, 564)
300RELOC_NUMBER (R_AARCH64_TLSDESC_OFF_G1, 565)
301RELOC_NUMBER (R_AARCH64_TLSDESC_OFF_G0_NC, 566)
302RELOC_NUMBER (R_AARCH64_TLSDESC_LDR, 567)
303RELOC_NUMBER (R_AARCH64_TLSDESC_ADD, 568)
304RELOC_NUMBER (R_AARCH64_TLSDESC_CALL, 569)
a06ea964
NC		 305
306/* Dynamic relocations */
a06ea964
NC		 307
308/* Copy symbol at runtime. */
309RELOC_NUMBER (R_AARCH64_COPY, 1024)
310
311/* Create GOT entry. */
312RELOC_NUMBER (R_AARCH64_GLOB_DAT, 1025)
313
314 /* Create PLT entry. */
315RELOC_NUMBER (R_AARCH64_JUMP_SLOT, 1026)
316
317/* Adjust by program base. */
318RELOC_NUMBER (R_AARCH64_RELATIVE, 1027)
a6bb11b2
YZ		 319RELOC_NUMBER (R_AARCH64_TLS_DTPMOD, 1028)
320RELOC_NUMBER (R_AARCH64_TLS_DTPREL, 1029)
321RELOC_NUMBER (R_AARCH64_TLS_TPREL, 1030)
a06ea964 322RELOC_NUMBER (R_AARCH64_TLSDESC, 1031)
a6bb11b2 323RELOC_NUMBER (R_AARCH64_IRELATIVE, 1032)
a06ea964
NC		 324
325END_RELOC_NUMBERS (R_AARCH64_end)
326
327#endif /* _ELF_AARCH64_H */
GDB Binutils - Deliverables
This page took 0.086267 seconds and 4 git commands to generate.