Commit | Line | Data |
---|---|---|
06fcb0c6 IM |
1 | #ifndef _LINUX_IRQ_H |
2 | #define _LINUX_IRQ_H | |
1da177e4 LT |
3 | |
4 | /* | |
5 | * Please do not include this file in generic code. There is currently | |
6 | * no requirement for any architecture to implement anything held | |
7 | * within this file. | |
8 | * | |
9 | * Thanks. --rmk | |
10 | */ | |
11 | ||
23f9b317 | 12 | #include <linux/smp.h> |
1da177e4 | 13 | |
06fcb0c6 | 14 | #ifndef CONFIG_S390 |
1da177e4 LT |
15 | |
16 | #include <linux/linkage.h> | |
17 | #include <linux/cache.h> | |
18 | #include <linux/spinlock.h> | |
19 | #include <linux/cpumask.h> | |
908dcecd | 20 | #include <linux/irqreturn.h> |
77904fd6 | 21 | #include <linux/errno.h> |
1da177e4 LT |
22 | |
23 | #include <asm/irq.h> | |
24 | #include <asm/ptrace.h> | |
7d12e780 | 25 | #include <asm/irq_regs.h> |
1da177e4 | 26 | |
57a58a94 | 27 | struct irq_desc; |
ec701584 | 28 | typedef void (*irq_flow_handler_t)(unsigned int irq, |
7d12e780 | 29 | struct irq_desc *desc); |
57a58a94 DH |
30 | |
31 | ||
1da177e4 LT |
32 | /* |
33 | * IRQ line status. | |
6e213616 | 34 | * |
950f4427 | 35 | * Bits 0-7 are reserved for the IRQF_* bits in linux/interrupt.h |
6e213616 TG |
36 | * |
37 | * IRQ types | |
1da177e4 | 38 | */ |
6e213616 TG |
39 | #define IRQ_TYPE_NONE 0x00000000 /* Default, unspecified type */ |
40 | #define IRQ_TYPE_EDGE_RISING 0x00000001 /* Edge rising type */ | |
41 | #define IRQ_TYPE_EDGE_FALLING 0x00000002 /* Edge falling type */ | |
42 | #define IRQ_TYPE_EDGE_BOTH (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING) | |
43 | #define IRQ_TYPE_LEVEL_HIGH 0x00000004 /* Level high type */ | |
44 | #define IRQ_TYPE_LEVEL_LOW 0x00000008 /* Level low type */ | |
45 | #define IRQ_TYPE_SENSE_MASK 0x0000000f /* Mask of the above */ | |
46 | #define IRQ_TYPE_PROBE 0x00000010 /* Probing in progress */ | |
47 | ||
48 | /* Internal flags */ | |
950f4427 TG |
49 | #define IRQ_INPROGRESS 0x00000100 /* IRQ handler active - do not enter! */ |
50 | #define IRQ_DISABLED 0x00000200 /* IRQ disabled - do not enter! */ | |
51 | #define IRQ_PENDING 0x00000400 /* IRQ pending - replay on enable */ | |
52 | #define IRQ_REPLAY 0x00000800 /* IRQ has been replayed but not acked yet */ | |
53 | #define IRQ_AUTODETECT 0x00001000 /* IRQ is being autodetected */ | |
54 | #define IRQ_WAITING 0x00002000 /* IRQ not yet seen - for autodetection */ | |
55 | #define IRQ_LEVEL 0x00004000 /* IRQ level triggered */ | |
56 | #define IRQ_MASKED 0x00008000 /* IRQ masked - shouldn't be seen again */ | |
57 | #define IRQ_PER_CPU 0x00010000 /* IRQ is per CPU */ | |
58 | #define IRQ_NOPROBE 0x00020000 /* IRQ is not valid for probing */ | |
59 | #define IRQ_NOREQUEST 0x00040000 /* IRQ cannot be requested */ | |
60 | #define IRQ_NOAUTOEN 0x00080000 /* IRQ will not be enabled on request irq */ | |
d7e25f33 IM |
61 | #define IRQ_WAKEUP 0x00100000 /* IRQ triggers system wakeup */ |
62 | #define IRQ_MOVE_PENDING 0x00200000 /* need to re-target IRQ destination */ | |
63 | #define IRQ_NO_BALANCING 0x00400000 /* IRQ is excluded from balancing */ | |
1adb0850 | 64 | #define IRQ_SPURIOUS_DISABLED 0x00800000 /* IRQ was disabled by the spurious trap */ |
72b1e22d | 65 | #define IRQ_MOVE_PCNTXT 0x01000000 /* IRQ migration from process context */ |
950f4427 | 66 | |
0d7012a9 | 67 | #ifdef CONFIG_IRQ_PER_CPU |
f26fdd59 | 68 | # define CHECK_IRQ_PER_CPU(var) ((var) & IRQ_PER_CPU) |
950f4427 | 69 | # define IRQ_NO_BALANCING_MASK (IRQ_PER_CPU | IRQ_NO_BALANCING) |
f26fdd59 KW |
70 | #else |
71 | # define CHECK_IRQ_PER_CPU(var) 0 | |
950f4427 | 72 | # define IRQ_NO_BALANCING_MASK IRQ_NO_BALANCING |
f26fdd59 | 73 | #endif |
1da177e4 | 74 | |
6a6de9ef | 75 | struct proc_dir_entry; |
5b912c10 | 76 | struct msi_desc; |
6a6de9ef | 77 | |
8fee5c36 | 78 | /** |
6a6de9ef | 79 | * struct irq_chip - hardware interrupt chip descriptor |
8fee5c36 IM |
80 | * |
81 | * @name: name for /proc/interrupts | |
82 | * @startup: start up the interrupt (defaults to ->enable if NULL) | |
83 | * @shutdown: shut down the interrupt (defaults to ->disable if NULL) | |
84 | * @enable: enable the interrupt (defaults to chip->unmask if NULL) | |
85 | * @disable: disable the interrupt (defaults to chip->mask if NULL) | |
8fee5c36 IM |
86 | * @ack: start of a new interrupt |
87 | * @mask: mask an interrupt source | |
88 | * @mask_ack: ack and mask an interrupt source | |
89 | * @unmask: unmask an interrupt source | |
47c2a3aa IM |
90 | * @eoi: end of interrupt - chip level |
91 | * @end: end of interrupt - flow level | |
8fee5c36 IM |
92 | * @set_affinity: set the CPU affinity on SMP machines |
93 | * @retrigger: resend an IRQ to the CPU | |
94 | * @set_type: set the flow type (IRQ_TYPE_LEVEL/etc.) of an IRQ | |
95 | * @set_wake: enable/disable power-management wake-on of an IRQ | |
96 | * | |
97 | * @release: release function solely used by UML | |
6a6de9ef | 98 | * @typename: obsoleted by name, kept as migration helper |
1da177e4 | 99 | */ |
6a6de9ef TG |
100 | struct irq_chip { |
101 | const char *name; | |
71d218b7 IM |
102 | unsigned int (*startup)(unsigned int irq); |
103 | void (*shutdown)(unsigned int irq); | |
104 | void (*enable)(unsigned int irq); | |
105 | void (*disable)(unsigned int irq); | |
6a6de9ef | 106 | |
71d218b7 | 107 | void (*ack)(unsigned int irq); |
6a6de9ef TG |
108 | void (*mask)(unsigned int irq); |
109 | void (*mask_ack)(unsigned int irq); | |
110 | void (*unmask)(unsigned int irq); | |
47c2a3aa | 111 | void (*eoi)(unsigned int irq); |
6a6de9ef | 112 | |
71d218b7 IM |
113 | void (*end)(unsigned int irq); |
114 | void (*set_affinity)(unsigned int irq, cpumask_t dest); | |
c0ad90a3 | 115 | int (*retrigger)(unsigned int irq); |
6a6de9ef TG |
116 | int (*set_type)(unsigned int irq, unsigned int flow_type); |
117 | int (*set_wake)(unsigned int irq, unsigned int on); | |
c0ad90a3 | 118 | |
b77d6adc PBG |
119 | /* Currently used only by UML, might disappear one day.*/ |
120 | #ifdef CONFIG_IRQ_RELEASE_METHOD | |
71d218b7 | 121 | void (*release)(unsigned int irq, void *dev_id); |
b77d6adc | 122 | #endif |
6a6de9ef TG |
123 | /* |
124 | * For compatibility, ->typename is copied into ->name. | |
125 | * Will disappear. | |
126 | */ | |
127 | const char *typename; | |
1da177e4 LT |
128 | }; |
129 | ||
3060d6fe | 130 | struct timer_rand_state; |
e420dfb4 | 131 | struct irq_2_iommu; |
8fee5c36 IM |
132 | /** |
133 | * struct irq_desc - interrupt descriptor | |
134 | * | |
6a6de9ef TG |
135 | * @handle_irq: highlevel irq-events handler [if NULL, __do_IRQ()] |
136 | * @chip: low level interrupt hardware access | |
472900b8 | 137 | * @msi_desc: MSI descriptor |
6a6de9ef TG |
138 | * @handler_data: per-IRQ data for the irq_chip methods |
139 | * @chip_data: platform-specific per-chip private data for the chip | |
140 | * methods, to allow shared chip implementations | |
8fee5c36 IM |
141 | * @action: the irq action chain |
142 | * @status: status information | |
143 | * @depth: disable-depth, for nested irq_disable() calls | |
15a647eb | 144 | * @wake_depth: enable depth, for multiple set_irq_wake() callers |
8fee5c36 IM |
145 | * @irq_count: stats field to detect stalled irqs |
146 | * @irqs_unhandled: stats field for spurious unhandled interrupts | |
5ac4d823 | 147 | * @last_unhandled: aging timer for unhandled count |
8fee5c36 IM |
148 | * @lock: locking for SMP |
149 | * @affinity: IRQ affinity on SMP | |
6a6de9ef | 150 | * @cpu: cpu index useful for balancing |
8fee5c36 | 151 | * @pending_mask: pending rebalanced interrupts |
8fee5c36 IM |
152 | * @dir: /proc/irq/ procfs entry |
153 | * @affinity_entry: /proc/irq/smp_affinity procfs entry on SMP | |
a460e745 | 154 | * @name: flow handler name for /proc/interrupts output |
1da177e4 | 155 | */ |
34ffdb72 | 156 | struct irq_desc { |
08678b08 YL |
157 | unsigned int irq; |
158 | #ifdef CONFIG_HAVE_SPARSE_IRQ | |
159 | struct irq_desc *next; | |
3060d6fe | 160 | struct timer_rand_state *timer_rand_state; |
7f95ec9e YL |
161 | #endif |
162 | #ifdef CONFIG_HAVE_DYN_ARRAY | |
163 | unsigned int *kstat_irqs; | |
164 | #else | |
165 | unsigned int kstat_irqs[NR_CPUS]; | |
e420dfb4 YL |
166 | #endif |
167 | #if defined(CONFIG_INTR_REMAP) && defined(CONFIG_HAVE_SPARSE_IRQ) | |
168 | struct irq_2_iommu *irq_2_iommu; | |
08678b08 | 169 | #endif |
57a58a94 | 170 | irq_flow_handler_t handle_irq; |
6a6de9ef | 171 | struct irq_chip *chip; |
5b912c10 | 172 | struct msi_desc *msi_desc; |
6a6de9ef | 173 | void *handler_data; |
71d218b7 IM |
174 | void *chip_data; |
175 | struct irqaction *action; /* IRQ action list */ | |
176 | unsigned int status; /* IRQ status */ | |
6a6de9ef | 177 | |
71d218b7 | 178 | unsigned int depth; /* nested irq disables */ |
15a647eb | 179 | unsigned int wake_depth; /* nested wake enables */ |
71d218b7 IM |
180 | unsigned int irq_count; /* For detecting broken IRQs */ |
181 | unsigned int irqs_unhandled; | |
4f27c00b | 182 | unsigned long last_unhandled; /* Aging timer for unhandled count */ |
71d218b7 | 183 | spinlock_t lock; |
a53da52f | 184 | #ifdef CONFIG_SMP |
71d218b7 | 185 | cpumask_t affinity; |
6a6de9ef | 186 | unsigned int cpu; |
a53da52f | 187 | #endif |
06fcb0c6 | 188 | #if defined(CONFIG_GENERIC_PENDING_IRQ) || defined(CONFIG_IRQBALANCE) |
cd916d31 | 189 | cpumask_t pending_mask; |
54d5d424 | 190 | #endif |
4a733ee1 | 191 | #ifdef CONFIG_PROC_FS |
a460e745 | 192 | struct proc_dir_entry *dir; |
4a733ee1 | 193 | #endif |
a460e745 | 194 | const char *name; |
e729aa16 | 195 | } ____cacheline_internodealigned_in_smp; |
1da177e4 | 196 | |
08678b08 | 197 | extern struct irq_desc *irq_to_desc(unsigned int irq); |
cb5bc832 | 198 | extern struct irq_desc *irq_to_desc_alloc(unsigned int irq); |
9059d8fa YL |
199 | |
200 | #ifndef CONFIG_HAVE_SPARSE_IRQ | |
201 | ||
08678b08 YL |
202 | #ifndef CONFIG_HAVE_DYN_ARRAY |
203 | /* could be removed if we get rid of all irq_desc reference */ | |
34ffdb72 | 204 | extern struct irq_desc irq_desc[NR_IRQS]; |
9059d8fa YL |
205 | #else |
206 | extern struct irq_desc *irq_desc; | |
d60458b2 | 207 | #endif |
9059d8fa | 208 | |
2c6927a3 YL |
209 | #ifdef CONFIG_GENERIC_HARDIRQS |
210 | #define for_each_irq_desc(irq, desc) \ | |
211 | for (irq = 0, desc = irq_desc; irq < nr_irqs; irq++, desc = &irq_desc[irq]) | |
212 | #endif | |
213 | ||
9059d8fa YL |
214 | #else |
215 | ||
216 | extern struct irq_desc *sparse_irqs; | |
2c6927a3 | 217 | #define for_each_irq_desc(irqX, desc) \ |
67fb283e | 218 | for (desc = sparse_irqs, irqX = desc->irq; desc; desc = desc->next, irqX = desc ? desc->irq : -1U) |
9059d8fa YL |
219 | |
220 | #endif | |
221 | ||
7f95ec9e YL |
222 | #define kstat_irqs_this_cpu(DESC) \ |
223 | ((DESC)->kstat_irqs[smp_processor_id()]) | |
1da177e4 | 224 | |
34ffdb72 IM |
225 | /* |
226 | * Migration helpers for obsolete names, they will go away: | |
227 | */ | |
6a6de9ef TG |
228 | #define hw_interrupt_type irq_chip |
229 | typedef struct irq_chip hw_irq_controller; | |
230 | #define no_irq_type no_irq_chip | |
34ffdb72 IM |
231 | typedef struct irq_desc irq_desc_t; |
232 | ||
233 | /* | |
234 | * Pick up the arch-dependent methods: | |
235 | */ | |
236 | #include <asm/hw_irq.h> | |
1da177e4 | 237 | |
06fcb0c6 | 238 | extern int setup_irq(unsigned int irq, struct irqaction *new); |
1da177e4 LT |
239 | |
240 | #ifdef CONFIG_GENERIC_HARDIRQS | |
06fcb0c6 | 241 | |
54d5d424 AR |
242 | #ifdef CONFIG_SMP |
243 | ||
06fcb0c6 | 244 | #if defined(CONFIG_GENERIC_PENDING_IRQ) || defined(CONFIG_IRQBALANCE) |
54d5d424 | 245 | |
c777ac55 AM |
246 | void set_pending_irq(unsigned int irq, cpumask_t mask); |
247 | void move_native_irq(int irq); | |
e7b946e9 | 248 | void move_masked_irq(int irq); |
54d5d424 | 249 | |
06fcb0c6 IM |
250 | #else /* CONFIG_GENERIC_PENDING_IRQ || CONFIG_IRQBALANCE */ |
251 | ||
252 | static inline void move_irq(int irq) | |
253 | { | |
254 | } | |
255 | ||
256 | static inline void move_native_irq(int irq) | |
257 | { | |
258 | } | |
259 | ||
e7b946e9 EB |
260 | static inline void move_masked_irq(int irq) |
261 | { | |
262 | } | |
263 | ||
06fcb0c6 IM |
264 | static inline void set_pending_irq(unsigned int irq, cpumask_t mask) |
265 | { | |
266 | } | |
54d5d424 | 267 | |
06fcb0c6 | 268 | #endif /* CONFIG_GENERIC_PENDING_IRQ */ |
54d5d424 | 269 | |
06fcb0c6 | 270 | #else /* CONFIG_SMP */ |
54d5d424 | 271 | |
54d5d424 | 272 | #define move_native_irq(x) |
e7b946e9 | 273 | #define move_masked_irq(x) |
54d5d424 | 274 | |
06fcb0c6 | 275 | #endif /* CONFIG_SMP */ |
54d5d424 | 276 | |
1b61b910 ZY |
277 | #ifdef CONFIG_IRQBALANCE |
278 | extern void set_balance_irq_affinity(unsigned int irq, cpumask_t mask); | |
279 | #else | |
280 | static inline void set_balance_irq_affinity(unsigned int irq, cpumask_t mask) | |
281 | { | |
282 | } | |
283 | #endif | |
284 | ||
1da177e4 | 285 | extern int no_irq_affinity; |
1da177e4 | 286 | |
950f4427 TG |
287 | static inline int irq_balancing_disabled(unsigned int irq) |
288 | { | |
08678b08 YL |
289 | struct irq_desc *desc; |
290 | ||
291 | desc = irq_to_desc(irq); | |
292 | return desc->status & IRQ_NO_BALANCING_MASK; | |
950f4427 TG |
293 | } |
294 | ||
6a6de9ef | 295 | /* Handle irq action chains: */ |
7d12e780 | 296 | extern int handle_IRQ_event(unsigned int irq, struct irqaction *action); |
6a6de9ef TG |
297 | |
298 | /* | |
299 | * Built-in IRQ handlers for various IRQ types, | |
300 | * callable via desc->chip->handle_irq() | |
301 | */ | |
ec701584 HH |
302 | extern void handle_level_irq(unsigned int irq, struct irq_desc *desc); |
303 | extern void handle_fasteoi_irq(unsigned int irq, struct irq_desc *desc); | |
304 | extern void handle_edge_irq(unsigned int irq, struct irq_desc *desc); | |
305 | extern void handle_simple_irq(unsigned int irq, struct irq_desc *desc); | |
306 | extern void handle_percpu_irq(unsigned int irq, struct irq_desc *desc); | |
307 | extern void handle_bad_irq(unsigned int irq, struct irq_desc *desc); | |
6a6de9ef | 308 | |
2e60bbb6 | 309 | /* |
6a6de9ef | 310 | * Monolithic do_IRQ implementation. |
2e60bbb6 | 311 | */ |
af8c65b5 | 312 | #ifndef CONFIG_GENERIC_HARDIRQS_NO__DO_IRQ |
ec701584 | 313 | extern unsigned int __do_IRQ(unsigned int irq); |
af8c65b5 | 314 | #endif |
2e60bbb6 | 315 | |
dae86204 IM |
316 | /* |
317 | * Architectures call this to let the generic IRQ layer | |
318 | * handle an interrupt. If the descriptor is attached to an | |
319 | * irqchip-style controller then we call the ->handle_irq() handler, | |
320 | * and it calls __do_IRQ() if it's attached to an irqtype-style controller. | |
321 | */ | |
46926b67 | 322 | static inline void generic_handle_irq_desc(unsigned int irq, struct irq_desc *desc) |
dae86204 | 323 | { |
af8c65b5 | 324 | #ifdef CONFIG_GENERIC_HARDIRQS_NO__DO_IRQ |
7d12e780 | 325 | desc->handle_irq(irq, desc); |
af8c65b5 | 326 | #else |
dae86204 | 327 | if (likely(desc->handle_irq)) |
7d12e780 | 328 | desc->handle_irq(irq, desc); |
dae86204 | 329 | else |
7d12e780 | 330 | __do_IRQ(irq); |
af8c65b5 | 331 | #endif |
dae86204 IM |
332 | } |
333 | ||
46926b67 YL |
334 | static inline void generic_handle_irq(unsigned int irq) |
335 | { | |
336 | generic_handle_irq_desc(irq, irq_to_desc(irq)); | |
337 | } | |
338 | ||
6a6de9ef | 339 | /* Handling of unhandled and spurious interrupts: */ |
34ffdb72 | 340 | extern void note_interrupt(unsigned int irq, struct irq_desc *desc, |
7d12e780 | 341 | int action_ret); |
1da177e4 | 342 | |
a4633adc TG |
343 | /* Resending of interrupts :*/ |
344 | void check_irq_resend(struct irq_desc *desc, unsigned int irq); | |
345 | ||
6a6de9ef TG |
346 | /* Enable/disable irq debugging output: */ |
347 | extern int noirqdebug_setup(char *str); | |
348 | ||
349 | /* Checks whether the interrupt can be requested by request_irq(): */ | |
350 | extern int can_request_irq(unsigned int irq, unsigned long irqflags); | |
351 | ||
f8b5473f | 352 | /* Dummy irq-chip implementations: */ |
6a6de9ef | 353 | extern struct irq_chip no_irq_chip; |
f8b5473f | 354 | extern struct irq_chip dummy_irq_chip; |
6a6de9ef | 355 | |
145fc655 IM |
356 | extern void |
357 | set_irq_chip_and_handler(unsigned int irq, struct irq_chip *chip, | |
358 | irq_flow_handler_t handle); | |
6a6de9ef | 359 | extern void |
a460e745 IM |
360 | set_irq_chip_and_handler_name(unsigned int irq, struct irq_chip *chip, |
361 | irq_flow_handler_t handle, const char *name); | |
362 | ||
6a6de9ef | 363 | extern void |
a460e745 IM |
364 | __set_irq_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained, |
365 | const char *name); | |
1da177e4 | 366 | |
b019e573 KH |
367 | /* caller has locked the irq_desc and both params are valid */ |
368 | static inline void __set_irq_handler_unlocked(int irq, | |
369 | irq_flow_handler_t handler) | |
370 | { | |
08678b08 YL |
371 | struct irq_desc *desc; |
372 | ||
373 | desc = irq_to_desc(irq); | |
374 | desc->handle_irq = handler; | |
b019e573 KH |
375 | } |
376 | ||
6a6de9ef TG |
377 | /* |
378 | * Set a highlevel flow handler for a given IRQ: | |
379 | */ | |
380 | static inline void | |
57a58a94 | 381 | set_irq_handler(unsigned int irq, irq_flow_handler_t handle) |
6a6de9ef | 382 | { |
a460e745 | 383 | __set_irq_handler(irq, handle, 0, NULL); |
6a6de9ef TG |
384 | } |
385 | ||
386 | /* | |
387 | * Set a highlevel chained flow handler for a given IRQ. | |
388 | * (a chained handler is automatically enabled and set to | |
389 | * IRQ_NOREQUEST and IRQ_NOPROBE) | |
390 | */ | |
391 | static inline void | |
392 | set_irq_chained_handler(unsigned int irq, | |
57a58a94 | 393 | irq_flow_handler_t handle) |
6a6de9ef | 394 | { |
a460e745 | 395 | __set_irq_handler(irq, handle, 1, NULL); |
6a6de9ef TG |
396 | } |
397 | ||
46f4f8f6 RB |
398 | extern void set_irq_noprobe(unsigned int irq); |
399 | extern void set_irq_probe(unsigned int irq); | |
400 | ||
3a16d713 | 401 | /* Handle dynamic irq creation and destruction */ |
6d50bc26 | 402 | extern unsigned int create_irq_nr(unsigned int irq_want); |
3a16d713 EB |
403 | extern int create_irq(void); |
404 | extern void destroy_irq(unsigned int irq); | |
405 | ||
1f80025e EB |
406 | /* Test to see if a driver has successfully requested an irq */ |
407 | static inline int irq_has_action(unsigned int irq) | |
408 | { | |
08678b08 | 409 | struct irq_desc *desc = irq_to_desc(irq); |
1f80025e EB |
410 | return desc->action != NULL; |
411 | } | |
412 | ||
3a16d713 EB |
413 | /* Dynamic irq helper functions */ |
414 | extern void dynamic_irq_init(unsigned int irq); | |
415 | extern void dynamic_irq_cleanup(unsigned int irq); | |
dd87eb3a | 416 | |
3a16d713 | 417 | /* Set/get chip/data for an IRQ: */ |
dd87eb3a TG |
418 | extern int set_irq_chip(unsigned int irq, struct irq_chip *chip); |
419 | extern int set_irq_data(unsigned int irq, void *data); | |
420 | extern int set_irq_chip_data(unsigned int irq, void *data); | |
421 | extern int set_irq_type(unsigned int irq, unsigned int type); | |
5b912c10 | 422 | extern int set_irq_msi(unsigned int irq, struct msi_desc *entry); |
dd87eb3a | 423 | |
08678b08 YL |
424 | #define get_irq_chip(irq) (irq_to_desc(irq)->chip) |
425 | #define get_irq_chip_data(irq) (irq_to_desc(irq)->chip_data) | |
426 | #define get_irq_data(irq) (irq_to_desc(irq)->handler_data) | |
427 | #define get_irq_msi(irq) (irq_to_desc(irq)->msi_desc) | |
dd87eb3a | 428 | |
6a6de9ef | 429 | #endif /* CONFIG_GENERIC_HARDIRQS */ |
1da177e4 | 430 | |
06fcb0c6 | 431 | #endif /* !CONFIG_S390 */ |
1da177e4 | 432 | |
06fcb0c6 | 433 | #endif /* _LINUX_IRQ_H */ |