Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
af36d7f0 JG |
2 | * Copyright 2003-2005 Red Hat, Inc. All rights reserved. |
3 | * Copyright 2003-2005 Jeff Garzik | |
4 | * | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation; either version 2, or (at your option) | |
9 | * any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; see the file COPYING. If not, write to | |
18 | * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. | |
19 | * | |
20 | * | |
21 | * libata documentation is available via 'make {ps|pdf}docs', | |
22 | * as Documentation/DocBook/libata.* | |
23 | * | |
1da177e4 LT |
24 | */ |
25 | ||
26 | #ifndef __LINUX_LIBATA_H__ | |
27 | #define __LINUX_LIBATA_H__ | |
28 | ||
29 | #include <linux/delay.h> | |
30 | #include <linux/interrupt.h> | |
31 | #include <linux/pci.h> | |
1c72d8d9 | 32 | #include <linux/dma-mapping.h> |
1da177e4 LT |
33 | #include <asm/io.h> |
34 | #include <linux/ata.h> | |
35 | #include <linux/workqueue.h> | |
36 | ||
37 | /* | |
bfd60579 RD |
38 | * compile-time options: to be removed as soon as all the drivers are |
39 | * converted to the new debugging mechanism | |
1da177e4 LT |
40 | */ |
41 | #undef ATA_DEBUG /* debugging output */ | |
42 | #undef ATA_VERBOSE_DEBUG /* yet more debugging output */ | |
43 | #undef ATA_IRQ_TRAP /* define to ack screaming irqs */ | |
44 | #undef ATA_NDEBUG /* define to disable quick runtime checks */ | |
1da177e4 LT |
45 | #undef ATA_ENABLE_PATA /* define to enable PATA support in some |
46 | * low-level drivers */ | |
47 | #undef ATAPI_ENABLE_DMADIR /* enables ATAPI DMADIR bridge support */ | |
48 | ||
49 | ||
50 | /* note: prints function name for you */ | |
51 | #ifdef ATA_DEBUG | |
52 | #define DPRINTK(fmt, args...) printk(KERN_ERR "%s: " fmt, __FUNCTION__, ## args) | |
53 | #ifdef ATA_VERBOSE_DEBUG | |
54 | #define VPRINTK(fmt, args...) printk(KERN_ERR "%s: " fmt, __FUNCTION__, ## args) | |
55 | #else | |
56 | #define VPRINTK(fmt, args...) | |
57 | #endif /* ATA_VERBOSE_DEBUG */ | |
58 | #else | |
59 | #define DPRINTK(fmt, args...) | |
60 | #define VPRINTK(fmt, args...) | |
61 | #endif /* ATA_DEBUG */ | |
62 | ||
2c13b7ce JG |
63 | #define BPRINTK(fmt, args...) if (ap->flags & ATA_FLAG_DEBUGMSG) printk(KERN_ERR "%s: " fmt, __FUNCTION__, ## args) |
64 | ||
1da177e4 LT |
65 | #ifdef ATA_NDEBUG |
66 | #define assert(expr) | |
67 | #else | |
68 | #define assert(expr) \ | |
69 | if(unlikely(!(expr))) { \ | |
70 | printk(KERN_ERR "Assertion failed! %s,%s,%s,line=%d\n", \ | |
71 | #expr,__FILE__,__FUNCTION__,__LINE__); \ | |
72 | } | |
73 | #endif | |
74 | ||
bfd60579 RD |
75 | /* NEW: debug levels */ |
76 | #define HAVE_LIBATA_MSG 1 | |
77 | ||
78 | enum { | |
79 | ATA_MSG_DRV = 0x0001, | |
80 | ATA_MSG_INFO = 0x0002, | |
81 | ATA_MSG_PROBE = 0x0004, | |
82 | ATA_MSG_WARN = 0x0008, | |
83 | ATA_MSG_MALLOC = 0x0010, | |
84 | ATA_MSG_CTL = 0x0020, | |
85 | ATA_MSG_INTR = 0x0040, | |
86 | ATA_MSG_ERR = 0x0080, | |
87 | }; | |
88 | ||
89 | #define ata_msg_drv(p) ((p)->msg_enable & ATA_MSG_DRV) | |
90 | #define ata_msg_info(p) ((p)->msg_enable & ATA_MSG_INFO) | |
91 | #define ata_msg_probe(p) ((p)->msg_enable & ATA_MSG_PROBE) | |
92 | #define ata_msg_warn(p) ((p)->msg_enable & ATA_MSG_WARN) | |
93 | #define ata_msg_malloc(p) ((p)->msg_enable & ATA_MSG_MALLOC) | |
94 | #define ata_msg_ctl(p) ((p)->msg_enable & ATA_MSG_CTL) | |
95 | #define ata_msg_intr(p) ((p)->msg_enable & ATA_MSG_INTR) | |
96 | #define ata_msg_err(p) ((p)->msg_enable & ATA_MSG_ERR) | |
97 | ||
98 | static inline u32 ata_msg_init(int dval, int default_msg_enable_bits) | |
99 | { | |
100 | if (dval < 0 || dval >= (sizeof(u32) * 8)) | |
101 | return default_msg_enable_bits; /* should be 0x1 - only driver info msgs */ | |
102 | if (!dval) | |
103 | return 0; | |
104 | return (1 << dval) - 1; | |
105 | } | |
106 | ||
1da177e4 LT |
107 | /* defines only for the constants which don't work well as enums */ |
108 | #define ATA_TAG_POISON 0xfafbfcfdU | |
109 | ||
110 | /* move to PCI layer? */ | |
111 | static inline struct device *pci_dev_to_dev(struct pci_dev *pdev) | |
112 | { | |
113 | return &pdev->dev; | |
114 | } | |
115 | ||
116 | enum { | |
117 | /* various global constants */ | |
118 | LIBATA_MAX_PRD = ATA_MAX_PRD / 2, | |
119 | ATA_MAX_PORTS = 8, | |
120 | ATA_DEF_QUEUE = 1, | |
121 | ATA_MAX_QUEUE = 1, | |
122 | ATA_MAX_SECTORS = 200, /* FIXME */ | |
123 | ATA_MAX_BUS = 2, | |
124 | ATA_DEF_BUSY_WAIT = 10000, | |
125 | ATA_SHORT_PAUSE = (HZ >> 6) + 1, | |
126 | ||
127 | ATA_SHT_EMULATED = 1, | |
128 | ATA_SHT_CMD_PER_LUN = 1, | |
129 | ATA_SHT_THIS_ID = -1, | |
cf482935 | 130 | ATA_SHT_USE_CLUSTERING = 1, |
1da177e4 LT |
131 | |
132 | /* struct ata_device stuff */ | |
133 | ATA_DFLAG_LBA48 = (1 << 0), /* device supports LBA48 */ | |
134 | ATA_DFLAG_PIO = (1 << 1), /* device currently in PIO mode */ | |
135 | ATA_DFLAG_LOCK_SECTORS = (1 << 2), /* don't adjust max_sectors */ | |
8bf62ece | 136 | ATA_DFLAG_LBA = (1 << 3), /* device supports LBA */ |
1da177e4 LT |
137 | |
138 | ATA_DEV_UNKNOWN = 0, /* unknown device */ | |
139 | ATA_DEV_ATA = 1, /* ATA device */ | |
140 | ATA_DEV_ATA_UNSUP = 2, /* ATA device (unsupported) */ | |
141 | ATA_DEV_ATAPI = 3, /* ATAPI device */ | |
142 | ATA_DEV_ATAPI_UNSUP = 4, /* ATAPI device (unsupported) */ | |
143 | ATA_DEV_NONE = 5, /* no device */ | |
144 | ||
145 | /* struct ata_port flags */ | |
146 | ATA_FLAG_SLAVE_POSS = (1 << 1), /* host supports slave dev */ | |
147 | /* (doesn't imply presence) */ | |
148 | ATA_FLAG_PORT_DISABLED = (1 << 2), /* port is disabled, ignore it */ | |
149 | ATA_FLAG_SATA = (1 << 3), | |
150 | ATA_FLAG_NO_LEGACY = (1 << 4), /* no legacy mode check */ | |
151 | ATA_FLAG_SRST = (1 << 5), /* use ATA SRST, not E.D.D. */ | |
152 | ATA_FLAG_MMIO = (1 << 6), /* use MMIO, not PIO */ | |
153 | ATA_FLAG_SATA_RESET = (1 << 7), /* use COMRESET */ | |
154 | ATA_FLAG_PIO_DMA = (1 << 8), /* PIO cmds via DMA */ | |
c1389503 TH |
155 | ATA_FLAG_NOINTR = (1 << 9), /* FIXME: Remove this once |
156 | * proper HSM is in place. */ | |
2c13b7ce | 157 | ATA_FLAG_DEBUGMSG = (1 << 10), |
50630195 | 158 | ATA_FLAG_NO_ATAPI = (1 << 11), /* No ATAPI support */ |
1da177e4 | 159 | |
9b847548 JA |
160 | ATA_FLAG_SUSPENDED = (1 << 12), /* port is suspended */ |
161 | ||
8d238e01 AC |
162 | ATA_FLAG_PIO_LBA48 = (1 << 13), /* Host DMA engine is LBA28 only */ |
163 | ATA_FLAG_IRQ_MASK = (1 << 14), /* Mask IRQ in PIO xfers */ | |
164 | ||
1da177e4 LT |
165 | ATA_QCFLAG_ACTIVE = (1 << 1), /* cmd not yet ack'd to scsi lyer */ |
166 | ATA_QCFLAG_SG = (1 << 3), /* have s/g table? */ | |
167 | ATA_QCFLAG_SINGLE = (1 << 4), /* no s/g, just a single buffer */ | |
168 | ATA_QCFLAG_DMAMAP = ATA_QCFLAG_SG | ATA_QCFLAG_SINGLE, | |
169 | ||
170 | /* various lengths of time */ | |
8d238e01 | 171 | ATA_TMOUT_EDD = 5 * HZ, /* heuristic */ |
1da177e4 | 172 | ATA_TMOUT_PIO = 30 * HZ, |
8d238e01 AC |
173 | ATA_TMOUT_BOOT = 30 * HZ, /* heuristic */ |
174 | ATA_TMOUT_BOOT_QUICK = 7 * HZ, /* heuristic */ | |
1da177e4 LT |
175 | ATA_TMOUT_CDB = 30 * HZ, |
176 | ATA_TMOUT_CDB_QUICK = 5 * HZ, | |
a2a7a662 TH |
177 | ATA_TMOUT_INTERNAL = 30 * HZ, |
178 | ATA_TMOUT_INTERNAL_QUICK = 5 * HZ, | |
1da177e4 LT |
179 | |
180 | /* ATA bus states */ | |
181 | BUS_UNKNOWN = 0, | |
182 | BUS_DMA = 1, | |
183 | BUS_IDLE = 2, | |
184 | BUS_NOINTR = 3, | |
185 | BUS_NODATA = 4, | |
186 | BUS_TIMER = 5, | |
187 | BUS_PIO = 6, | |
188 | BUS_EDD = 7, | |
189 | BUS_IDENTIFY = 8, | |
190 | BUS_PACKET = 9, | |
191 | ||
192 | /* SATA port states */ | |
193 | PORT_UNKNOWN = 0, | |
194 | PORT_ENABLED = 1, | |
195 | PORT_DISABLED = 2, | |
196 | ||
197 | /* encoding various smaller bitmaps into a single | |
198 | * unsigned long bitmap | |
199 | */ | |
200 | ATA_SHIFT_UDMA = 0, | |
201 | ATA_SHIFT_MWDMA = 8, | |
202 | ATA_SHIFT_PIO = 11, | |
cedc9a47 JG |
203 | |
204 | /* size of buffer to pad xfers ending on unaligned boundaries */ | |
205 | ATA_DMA_PAD_SZ = 4, | |
206 | ATA_DMA_PAD_BUF_SZ = ATA_DMA_PAD_SZ * ATA_MAX_QUEUE, | |
47a86593 AC |
207 | |
208 | /* Masks for port functions */ | |
209 | ATA_PORT_PRIMARY = (1 << 0), | |
210 | ATA_PORT_SECONDARY = (1 << 1), | |
1da177e4 LT |
211 | }; |
212 | ||
14be71f4 AL |
213 | enum hsm_task_states { |
214 | HSM_ST_UNKNOWN, | |
215 | HSM_ST_IDLE, | |
216 | HSM_ST_POLL, | |
217 | HSM_ST_TMOUT, | |
218 | HSM_ST, | |
219 | HSM_ST_LAST, | |
220 | HSM_ST_LAST_POLL, | |
221 | HSM_ST_ERR, | |
1da177e4 LT |
222 | }; |
223 | ||
a7dac447 | 224 | enum ata_completion_errors { |
11a56d24 TH |
225 | AC_ERR_DEV = (1 << 0), /* device reported error */ |
226 | AC_ERR_HSM = (1 << 1), /* host state machine violation */ | |
227 | AC_ERR_TIMEOUT = (1 << 2), /* timeout */ | |
228 | AC_ERR_MEDIA = (1 << 3), /* media error */ | |
229 | AC_ERR_ATA_BUS = (1 << 4), /* ATA bus error */ | |
230 | AC_ERR_HOST_BUS = (1 << 5), /* host bus error */ | |
231 | AC_ERR_SYSTEM = (1 << 6), /* system error */ | |
232 | AC_ERR_INVALID = (1 << 7), /* invalid argument */ | |
233 | AC_ERR_OTHER = (1 << 8), /* unknown */ | |
a7dac447 JG |
234 | }; |
235 | ||
1da177e4 LT |
236 | /* forward declarations */ |
237 | struct scsi_device; | |
238 | struct ata_port_operations; | |
239 | struct ata_port; | |
240 | struct ata_queued_cmd; | |
241 | ||
242 | /* typedefs */ | |
77853bf2 | 243 | typedef void (*ata_qc_cb_t) (struct ata_queued_cmd *qc); |
1da177e4 LT |
244 | |
245 | struct ata_ioports { | |
246 | unsigned long cmd_addr; | |
247 | unsigned long data_addr; | |
248 | unsigned long error_addr; | |
249 | unsigned long feature_addr; | |
250 | unsigned long nsect_addr; | |
251 | unsigned long lbal_addr; | |
252 | unsigned long lbam_addr; | |
253 | unsigned long lbah_addr; | |
254 | unsigned long device_addr; | |
255 | unsigned long status_addr; | |
256 | unsigned long command_addr; | |
257 | unsigned long altstatus_addr; | |
258 | unsigned long ctl_addr; | |
259 | unsigned long bmdma_addr; | |
260 | unsigned long scr_addr; | |
261 | }; | |
262 | ||
263 | struct ata_probe_ent { | |
264 | struct list_head node; | |
265 | struct device *dev; | |
057ace5e | 266 | const struct ata_port_operations *port_ops; |
193515d5 | 267 | struct scsi_host_template *sht; |
1da177e4 LT |
268 | struct ata_ioports port[ATA_MAX_PORTS]; |
269 | unsigned int n_ports; | |
270 | unsigned int hard_port_no; | |
271 | unsigned int pio_mask; | |
272 | unsigned int mwdma_mask; | |
273 | unsigned int udma_mask; | |
274 | unsigned int legacy_mode; | |
275 | unsigned long irq; | |
276 | unsigned int irq_flags; | |
277 | unsigned long host_flags; | |
278 | void __iomem *mmio_base; | |
279 | void *private_data; | |
280 | }; | |
281 | ||
282 | struct ata_host_set { | |
283 | spinlock_t lock; | |
284 | struct device *dev; | |
285 | unsigned long irq; | |
286 | void __iomem *mmio_base; | |
287 | unsigned int n_ports; | |
288 | void *private_data; | |
057ace5e | 289 | const struct ata_port_operations *ops; |
1da177e4 LT |
290 | struct ata_port * ports[0]; |
291 | }; | |
292 | ||
293 | struct ata_queued_cmd { | |
294 | struct ata_port *ap; | |
295 | struct ata_device *dev; | |
296 | ||
297 | struct scsi_cmnd *scsicmd; | |
298 | void (*scsidone)(struct scsi_cmnd *); | |
299 | ||
300 | struct ata_taskfile tf; | |
301 | u8 cdb[ATAPI_CDB_LEN]; | |
302 | ||
303 | unsigned long flags; /* ATA_QCFLAG_xxx */ | |
304 | unsigned int tag; | |
305 | unsigned int n_elem; | |
cedc9a47 | 306 | unsigned int orig_n_elem; |
1da177e4 LT |
307 | |
308 | int dma_dir; | |
309 | ||
cedc9a47 JG |
310 | unsigned int pad_len; |
311 | ||
1da177e4 LT |
312 | unsigned int nsect; |
313 | unsigned int cursect; | |
314 | ||
315 | unsigned int nbytes; | |
316 | unsigned int curbytes; | |
317 | ||
318 | unsigned int cursg; | |
319 | unsigned int cursg_ofs; | |
320 | ||
321 | struct scatterlist sgent; | |
cedc9a47 | 322 | struct scatterlist pad_sgent; |
1da177e4 LT |
323 | void *buf_virt; |
324 | ||
cedc9a47 JG |
325 | /* DO NOT iterate over __sg manually, use ata_for_each_sg() */ |
326 | struct scatterlist *__sg; | |
1da177e4 | 327 | |
a22e2eb0 AL |
328 | unsigned int err_mask; |
329 | ||
1da177e4 LT |
330 | ata_qc_cb_t complete_fn; |
331 | ||
1da177e4 LT |
332 | void *private_data; |
333 | }; | |
334 | ||
335 | struct ata_host_stats { | |
336 | unsigned long unhandled_irq; | |
337 | unsigned long idle_irq; | |
338 | unsigned long rw_reqbuf; | |
339 | }; | |
340 | ||
341 | struct ata_device { | |
342 | u64 n_sectors; /* size of device, if ATA */ | |
343 | unsigned long flags; /* ATA_DFLAG_xxx */ | |
344 | unsigned int class; /* ATA_DEV_xxx */ | |
345 | unsigned int devno; /* 0 or 1 */ | |
346 | u16 id[ATA_ID_WORDS]; /* IDENTIFY xxx DEVICE data */ | |
347 | u8 pio_mode; | |
348 | u8 dma_mode; | |
349 | u8 xfer_mode; | |
350 | unsigned int xfer_shift; /* ATA_SHIFT_xxx */ | |
351 | ||
8cbd6df1 AL |
352 | unsigned int multi_count; /* sectors count for |
353 | READ/WRITE MULTIPLE */ | |
8bf62ece AL |
354 | |
355 | /* for CHS addressing */ | |
356 | u16 cylinders; /* Number of cylinders */ | |
357 | u16 heads; /* Number of heads */ | |
358 | u16 sectors; /* Number of sectors per track */ | |
1da177e4 LT |
359 | }; |
360 | ||
361 | struct ata_port { | |
362 | struct Scsi_Host *host; /* our co-allocated scsi host */ | |
057ace5e | 363 | const struct ata_port_operations *ops; |
1da177e4 LT |
364 | unsigned long flags; /* ATA_FLAG_xxx */ |
365 | unsigned int id; /* unique id req'd by scsi midlyr */ | |
366 | unsigned int port_no; /* unique port #; from zero */ | |
367 | unsigned int hard_port_no; /* hardware port #; from zero */ | |
368 | ||
369 | struct ata_prd *prd; /* our SG list */ | |
370 | dma_addr_t prd_dma; /* and its DMA mapping */ | |
371 | ||
cedc9a47 JG |
372 | void *pad; /* array of DMA pad buffers */ |
373 | dma_addr_t pad_dma; | |
374 | ||
1da177e4 LT |
375 | struct ata_ioports ioaddr; /* ATA cmd/ctl/dma register blocks */ |
376 | ||
377 | u8 ctl; /* cache of ATA control register */ | |
378 | u8 last_ctl; /* Cache last written value */ | |
1da177e4 LT |
379 | unsigned int pio_mask; |
380 | unsigned int mwdma_mask; | |
381 | unsigned int udma_mask; | |
382 | unsigned int cbl; /* cable type; ATA_CBL_xxx */ | |
383 | unsigned int cdb_len; | |
384 | ||
385 | struct ata_device device[ATA_MAX_DEVICES]; | |
386 | ||
387 | struct ata_queued_cmd qcmd[ATA_MAX_QUEUE]; | |
388 | unsigned long qactive; | |
389 | unsigned int active_tag; | |
390 | ||
391 | struct ata_host_stats stats; | |
392 | struct ata_host_set *host_set; | |
393 | ||
394 | struct work_struct packet_task; | |
395 | ||
396 | struct work_struct pio_task; | |
14be71f4 | 397 | unsigned int hsm_task_state; |
1da177e4 LT |
398 | unsigned long pio_task_timeout; |
399 | ||
bfd60579 RD |
400 | u32 msg_enable; |
401 | ||
1da177e4 LT |
402 | void *private_data; |
403 | }; | |
404 | ||
405 | struct ata_port_operations { | |
406 | void (*port_disable) (struct ata_port *); | |
407 | ||
408 | void (*dev_config) (struct ata_port *, struct ata_device *); | |
409 | ||
410 | void (*set_piomode) (struct ata_port *, struct ata_device *); | |
411 | void (*set_dmamode) (struct ata_port *, struct ata_device *); | |
412 | ||
057ace5e | 413 | void (*tf_load) (struct ata_port *ap, const struct ata_taskfile *tf); |
1da177e4 LT |
414 | void (*tf_read) (struct ata_port *ap, struct ata_taskfile *tf); |
415 | ||
057ace5e | 416 | void (*exec_command)(struct ata_port *ap, const struct ata_taskfile *tf); |
1da177e4 LT |
417 | u8 (*check_status)(struct ata_port *ap); |
418 | u8 (*check_altstatus)(struct ata_port *ap); | |
1da177e4 LT |
419 | void (*dev_select)(struct ata_port *ap, unsigned int device); |
420 | ||
421 | void (*phy_reset) (struct ata_port *ap); | |
422 | void (*post_set_mode) (struct ata_port *ap); | |
423 | ||
424 | int (*check_atapi_dma) (struct ata_queued_cmd *qc); | |
425 | ||
426 | void (*bmdma_setup) (struct ata_queued_cmd *qc); | |
427 | void (*bmdma_start) (struct ata_queued_cmd *qc); | |
428 | ||
429 | void (*qc_prep) (struct ata_queued_cmd *qc); | |
430 | int (*qc_issue) (struct ata_queued_cmd *qc); | |
431 | ||
432 | void (*eng_timeout) (struct ata_port *ap); | |
433 | ||
434 | irqreturn_t (*irq_handler)(int, void *, struct pt_regs *); | |
435 | void (*irq_clear) (struct ata_port *); | |
436 | ||
437 | u32 (*scr_read) (struct ata_port *ap, unsigned int sc_reg); | |
438 | void (*scr_write) (struct ata_port *ap, unsigned int sc_reg, | |
439 | u32 val); | |
440 | ||
441 | int (*port_start) (struct ata_port *ap); | |
442 | void (*port_stop) (struct ata_port *ap); | |
443 | ||
444 | void (*host_stop) (struct ata_host_set *host_set); | |
445 | ||
b73fc89f | 446 | void (*bmdma_stop) (struct ata_queued_cmd *qc); |
1da177e4 LT |
447 | u8 (*bmdma_status) (struct ata_port *ap); |
448 | }; | |
449 | ||
450 | struct ata_port_info { | |
d0be4a7d | 451 | struct scsi_host_template *sht; |
1da177e4 LT |
452 | unsigned long host_flags; |
453 | unsigned long pio_mask; | |
454 | unsigned long mwdma_mask; | |
455 | unsigned long udma_mask; | |
057ace5e | 456 | const struct ata_port_operations *port_ops; |
e99f8b5e | 457 | void *private_data; |
1da177e4 LT |
458 | }; |
459 | ||
452503f9 AC |
460 | struct ata_timing { |
461 | unsigned short mode; /* ATA mode */ | |
462 | unsigned short setup; /* t1 */ | |
463 | unsigned short act8b; /* t2 for 8-bit I/O */ | |
464 | unsigned short rec8b; /* t2i for 8-bit I/O */ | |
465 | unsigned short cyc8b; /* t0 for 8-bit I/O */ | |
466 | unsigned short active; /* t2 or tD */ | |
467 | unsigned short recover; /* t2i or tK */ | |
468 | unsigned short cycle; /* t0 */ | |
469 | unsigned short udma; /* t2CYCTYP/2 */ | |
470 | }; | |
471 | ||
472 | #define FIT(v,vmin,vmax) max_t(short,min_t(short,v,vmax),vmin) | |
1da177e4 LT |
473 | |
474 | extern void ata_port_probe(struct ata_port *); | |
475 | extern void __sata_phy_reset(struct ata_port *ap); | |
476 | extern void sata_phy_reset(struct ata_port *ap); | |
477 | extern void ata_bus_reset(struct ata_port *ap); | |
478 | extern void ata_port_disable(struct ata_port *); | |
479 | extern void ata_std_ports(struct ata_ioports *ioaddr); | |
480 | #ifdef CONFIG_PCI | |
481 | extern int ata_pci_init_one (struct pci_dev *pdev, struct ata_port_info **port_info, | |
482 | unsigned int n_ports); | |
483 | extern void ata_pci_remove_one (struct pci_dev *pdev); | |
9b847548 JA |
484 | extern int ata_pci_device_suspend(struct pci_dev *pdev, pm_message_t state); |
485 | extern int ata_pci_device_resume(struct pci_dev *pdev); | |
1da177e4 | 486 | #endif /* CONFIG_PCI */ |
057ace5e | 487 | extern int ata_device_add(const struct ata_probe_ent *ent); |
17b14451 | 488 | extern void ata_host_set_remove(struct ata_host_set *host_set); |
193515d5 | 489 | extern int ata_scsi_detect(struct scsi_host_template *sht); |
1da177e4 LT |
490 | extern int ata_scsi_ioctl(struct scsi_device *dev, int cmd, void __user *arg); |
491 | extern int ata_scsi_queuecmd(struct scsi_cmnd *cmd, void (*done)(struct scsi_cmnd *)); | |
492 | extern int ata_scsi_error(struct Scsi_Host *host); | |
493 | extern int ata_scsi_release(struct Scsi_Host *host); | |
494 | extern unsigned int ata_host_intr(struct ata_port *ap, struct ata_queued_cmd *qc); | |
9b847548 JA |
495 | extern int ata_scsi_device_resume(struct scsi_device *); |
496 | extern int ata_scsi_device_suspend(struct scsi_device *); | |
497 | extern int ata_device_resume(struct ata_port *, struct ata_device *); | |
498 | extern int ata_device_suspend(struct ata_port *, struct ata_device *); | |
67846b30 JG |
499 | extern int ata_ratelimit(void); |
500 | ||
1da177e4 LT |
501 | /* |
502 | * Default driver ops implementations | |
503 | */ | |
057ace5e | 504 | extern void ata_tf_load(struct ata_port *ap, const struct ata_taskfile *tf); |
1da177e4 | 505 | extern void ata_tf_read(struct ata_port *ap, struct ata_taskfile *tf); |
057ace5e JG |
506 | extern void ata_tf_to_fis(const struct ata_taskfile *tf, u8 *fis, u8 pmp); |
507 | extern void ata_tf_from_fis(const u8 *fis, struct ata_taskfile *tf); | |
1da177e4 LT |
508 | extern void ata_noop_dev_select (struct ata_port *ap, unsigned int device); |
509 | extern void ata_std_dev_select (struct ata_port *ap, unsigned int device); | |
510 | extern u8 ata_check_status(struct ata_port *ap); | |
511 | extern u8 ata_altstatus(struct ata_port *ap); | |
057ace5e | 512 | extern void ata_exec_command(struct ata_port *ap, const struct ata_taskfile *tf); |
1da177e4 LT |
513 | extern int ata_port_start (struct ata_port *ap); |
514 | extern void ata_port_stop (struct ata_port *ap); | |
aa8f0dc6 | 515 | extern void ata_host_stop (struct ata_host_set *host_set); |
1da177e4 LT |
516 | extern irqreturn_t ata_interrupt (int irq, void *dev_instance, struct pt_regs *regs); |
517 | extern void ata_qc_prep(struct ata_queued_cmd *qc); | |
518 | extern int ata_qc_issue_prot(struct ata_queued_cmd *qc); | |
519 | extern void ata_sg_init_one(struct ata_queued_cmd *qc, void *buf, | |
520 | unsigned int buflen); | |
521 | extern void ata_sg_init(struct ata_queued_cmd *qc, struct scatterlist *sg, | |
522 | unsigned int n_elem); | |
057ace5e JG |
523 | extern unsigned int ata_dev_classify(const struct ata_taskfile *tf); |
524 | extern void ata_dev_id_string(const u16 *id, unsigned char *s, | |
1da177e4 | 525 | unsigned int ofs, unsigned int len); |
6f2f3812 | 526 | extern void ata_dev_config(struct ata_port *ap, unsigned int i); |
1da177e4 LT |
527 | extern void ata_bmdma_setup (struct ata_queued_cmd *qc); |
528 | extern void ata_bmdma_start (struct ata_queued_cmd *qc); | |
b73fc89f | 529 | extern void ata_bmdma_stop(struct ata_queued_cmd *qc); |
1da177e4 LT |
530 | extern u8 ata_bmdma_status(struct ata_port *ap); |
531 | extern void ata_bmdma_irq_clear(struct ata_port *ap); | |
a22e2eb0 | 532 | extern void ata_qc_complete(struct ata_queued_cmd *qc); |
1da177e4 | 533 | extern void ata_eng_timeout(struct ata_port *ap); |
9a3dccc4 TH |
534 | extern void ata_scsi_simulate(struct ata_port *ap, struct ata_device *dev, |
535 | struct scsi_cmnd *cmd, | |
1da177e4 LT |
536 | void (*done)(struct scsi_cmnd *)); |
537 | extern int ata_std_bios_param(struct scsi_device *sdev, | |
538 | struct block_device *bdev, | |
539 | sector_t capacity, int geom[]); | |
540 | extern int ata_scsi_slave_config(struct scsi_device *sdev); | |
541 | ||
452503f9 AC |
542 | /* |
543 | * Timing helpers | |
544 | */ | |
1bc4ccff AC |
545 | |
546 | extern unsigned int ata_pio_need_iordy(const struct ata_device *); | |
452503f9 AC |
547 | extern int ata_timing_compute(struct ata_device *, unsigned short, |
548 | struct ata_timing *, int, int); | |
549 | extern void ata_timing_merge(const struct ata_timing *, | |
550 | const struct ata_timing *, struct ata_timing *, | |
551 | unsigned int); | |
552 | ||
553 | enum { | |
554 | ATA_TIMING_SETUP = (1 << 0), | |
555 | ATA_TIMING_ACT8B = (1 << 1), | |
556 | ATA_TIMING_REC8B = (1 << 2), | |
557 | ATA_TIMING_CYC8B = (1 << 3), | |
558 | ATA_TIMING_8BIT = ATA_TIMING_ACT8B | ATA_TIMING_REC8B | | |
559 | ATA_TIMING_CYC8B, | |
560 | ATA_TIMING_ACTIVE = (1 << 4), | |
561 | ATA_TIMING_RECOVER = (1 << 5), | |
562 | ATA_TIMING_CYCLE = (1 << 6), | |
563 | ATA_TIMING_UDMA = (1 << 7), | |
564 | ATA_TIMING_ALL = ATA_TIMING_SETUP | ATA_TIMING_ACT8B | | |
565 | ATA_TIMING_REC8B | ATA_TIMING_CYC8B | | |
566 | ATA_TIMING_ACTIVE | ATA_TIMING_RECOVER | | |
567 | ATA_TIMING_CYCLE | ATA_TIMING_UDMA, | |
568 | }; | |
569 | ||
1da177e4 LT |
570 | |
571 | #ifdef CONFIG_PCI | |
572 | struct pci_bits { | |
573 | unsigned int reg; /* PCI config register to read */ | |
574 | unsigned int width; /* 1 (8 bit), 2 (16 bit), 4 (32 bit) */ | |
575 | unsigned long mask; | |
576 | unsigned long val; | |
577 | }; | |
578 | ||
374b1873 | 579 | extern void ata_pci_host_stop (struct ata_host_set *host_set); |
1da177e4 | 580 | extern struct ata_probe_ent * |
47a86593 | 581 | ata_pci_init_native_mode(struct pci_dev *pdev, struct ata_port_info **port, int portmask); |
057ace5e | 582 | extern int pci_test_config_bits(struct pci_dev *pdev, const struct pci_bits *bits); |
1da177e4 LT |
583 | |
584 | #endif /* CONFIG_PCI */ | |
585 | ||
586 | ||
972c26bd JG |
587 | static inline int |
588 | ata_sg_is_last(struct scatterlist *sg, struct ata_queued_cmd *qc) | |
589 | { | |
590 | if (sg == &qc->pad_sgent) | |
591 | return 1; | |
592 | if (qc->pad_len) | |
593 | return 0; | |
594 | if (((sg - qc->__sg) + 1) == qc->n_elem) | |
595 | return 1; | |
596 | return 0; | |
597 | } | |
598 | ||
cedc9a47 JG |
599 | static inline struct scatterlist * |
600 | ata_qc_next_sg(struct scatterlist *sg, struct ata_queued_cmd *qc) | |
601 | { | |
602 | if (sg == &qc->pad_sgent) | |
603 | return NULL; | |
604 | if (++sg - qc->__sg < qc->n_elem) | |
605 | return sg; | |
606 | return qc->pad_len ? &qc->pad_sgent : NULL; | |
607 | } | |
608 | ||
609 | #define ata_for_each_sg(sg, qc) \ | |
610 | for (sg = qc->__sg; sg; sg = ata_qc_next_sg(sg, qc)) | |
611 | ||
1da177e4 LT |
612 | static inline unsigned int ata_tag_valid(unsigned int tag) |
613 | { | |
614 | return (tag < ATA_MAX_QUEUE) ? 1 : 0; | |
615 | } | |
616 | ||
057ace5e | 617 | static inline unsigned int ata_dev_present(const struct ata_device *dev) |
1da177e4 LT |
618 | { |
619 | return ((dev->class == ATA_DEV_ATA) || | |
620 | (dev->class == ATA_DEV_ATAPI)); | |
621 | } | |
622 | ||
623 | static inline u8 ata_chk_status(struct ata_port *ap) | |
624 | { | |
625 | return ap->ops->check_status(ap); | |
626 | } | |
627 | ||
0baab86b EF |
628 | |
629 | /** | |
630 | * ata_pause - Flush writes and pause 400 nanoseconds. | |
631 | * @ap: Port to wait for. | |
632 | * | |
633 | * LOCKING: | |
634 | * Inherited from caller. | |
635 | */ | |
636 | ||
1da177e4 LT |
637 | static inline void ata_pause(struct ata_port *ap) |
638 | { | |
639 | ata_altstatus(ap); | |
640 | ndelay(400); | |
641 | } | |
642 | ||
0baab86b EF |
643 | |
644 | /** | |
645 | * ata_busy_wait - Wait for a port status register | |
646 | * @ap: Port to wait for. | |
647 | * | |
648 | * Waits up to max*10 microseconds for the selected bits in the port's | |
649 | * status register to be cleared. | |
650 | * Returns final value of status register. | |
651 | * | |
652 | * LOCKING: | |
653 | * Inherited from caller. | |
654 | */ | |
655 | ||
1da177e4 LT |
656 | static inline u8 ata_busy_wait(struct ata_port *ap, unsigned int bits, |
657 | unsigned int max) | |
658 | { | |
659 | u8 status; | |
660 | ||
661 | do { | |
662 | udelay(10); | |
663 | status = ata_chk_status(ap); | |
664 | max--; | |
665 | } while ((status & bits) && (max > 0)); | |
666 | ||
667 | return status; | |
668 | } | |
669 | ||
0baab86b EF |
670 | |
671 | /** | |
672 | * ata_wait_idle - Wait for a port to be idle. | |
673 | * @ap: Port to wait for. | |
674 | * | |
675 | * Waits up to 10ms for port's BUSY and DRQ signals to clear. | |
676 | * Returns final value of status register. | |
677 | * | |
678 | * LOCKING: | |
679 | * Inherited from caller. | |
680 | */ | |
681 | ||
1da177e4 LT |
682 | static inline u8 ata_wait_idle(struct ata_port *ap) |
683 | { | |
684 | u8 status = ata_busy_wait(ap, ATA_BUSY | ATA_DRQ, 1000); | |
685 | ||
686 | if (status & (ATA_BUSY | ATA_DRQ)) { | |
687 | unsigned long l = ap->ioaddr.status_addr; | |
bfd60579 RD |
688 | if (ata_msg_warn(ap)) |
689 | printk(KERN_WARNING "ATA: abnormal status 0x%X on port 0x%lX\n", | |
690 | status, l); | |
1da177e4 LT |
691 | } |
692 | ||
693 | return status; | |
694 | } | |
695 | ||
696 | static inline void ata_qc_set_polling(struct ata_queued_cmd *qc) | |
697 | { | |
698 | qc->tf.ctl |= ATA_NIEN; | |
699 | } | |
700 | ||
701 | static inline struct ata_queued_cmd *ata_qc_from_tag (struct ata_port *ap, | |
702 | unsigned int tag) | |
703 | { | |
704 | if (likely(ata_tag_valid(tag))) | |
705 | return &ap->qcmd[tag]; | |
706 | return NULL; | |
707 | } | |
708 | ||
709 | static inline void ata_tf_init(struct ata_port *ap, struct ata_taskfile *tf, unsigned int device) | |
710 | { | |
711 | memset(tf, 0, sizeof(*tf)); | |
712 | ||
713 | tf->ctl = ap->ctl; | |
714 | if (device == 0) | |
715 | tf->device = ATA_DEVICE_OBS; | |
716 | else | |
717 | tf->device = ATA_DEVICE_OBS | ATA_DEV1; | |
718 | } | |
719 | ||
2c13b7ce JG |
720 | static inline void ata_qc_reinit(struct ata_queued_cmd *qc) |
721 | { | |
722 | qc->__sg = NULL; | |
723 | qc->flags = 0; | |
724 | qc->cursect = qc->cursg = qc->cursg_ofs = 0; | |
725 | qc->nsect = 0; | |
726 | qc->nbytes = qc->curbytes = 0; | |
a22e2eb0 | 727 | qc->err_mask = 0; |
2c13b7ce JG |
728 | |
729 | ata_tf_init(qc->ap, &qc->tf, qc->dev->devno); | |
730 | } | |
731 | ||
0baab86b EF |
732 | |
733 | /** | |
734 | * ata_irq_on - Enable interrupts on a port. | |
735 | * @ap: Port on which interrupts are enabled. | |
736 | * | |
737 | * Enable interrupts on a legacy IDE device using MMIO or PIO, | |
738 | * wait for idle, clear any pending interrupts. | |
739 | * | |
740 | * LOCKING: | |
741 | * Inherited from caller. | |
742 | */ | |
743 | ||
1da177e4 LT |
744 | static inline u8 ata_irq_on(struct ata_port *ap) |
745 | { | |
746 | struct ata_ioports *ioaddr = &ap->ioaddr; | |
747 | u8 tmp; | |
748 | ||
749 | ap->ctl &= ~ATA_NIEN; | |
750 | ap->last_ctl = ap->ctl; | |
751 | ||
752 | if (ap->flags & ATA_FLAG_MMIO) | |
753 | writeb(ap->ctl, (void __iomem *) ioaddr->ctl_addr); | |
754 | else | |
755 | outb(ap->ctl, ioaddr->ctl_addr); | |
756 | tmp = ata_wait_idle(ap); | |
757 | ||
758 | ap->ops->irq_clear(ap); | |
759 | ||
760 | return tmp; | |
761 | } | |
762 | ||
0baab86b EF |
763 | |
764 | /** | |
765 | * ata_irq_ack - Acknowledge a device interrupt. | |
766 | * @ap: Port on which interrupts are enabled. | |
767 | * | |
768 | * Wait up to 10 ms for legacy IDE device to become idle (BUSY | |
769 | * or BUSY+DRQ clear). Obtain dma status and port status from | |
770 | * device. Clear the interrupt. Return port status. | |
771 | * | |
772 | * LOCKING: | |
773 | */ | |
774 | ||
1da177e4 LT |
775 | static inline u8 ata_irq_ack(struct ata_port *ap, unsigned int chk_drq) |
776 | { | |
777 | unsigned int bits = chk_drq ? ATA_BUSY | ATA_DRQ : ATA_BUSY; | |
778 | u8 host_stat, post_stat, status; | |
779 | ||
780 | status = ata_busy_wait(ap, bits, 1000); | |
781 | if (status & bits) | |
bfd60579 RD |
782 | if (ata_msg_err(ap)) |
783 | printk(KERN_ERR "abnormal status 0x%X\n", status); | |
1da177e4 LT |
784 | |
785 | /* get controller status; clear intr, err bits */ | |
786 | if (ap->flags & ATA_FLAG_MMIO) { | |
787 | void __iomem *mmio = (void __iomem *) ap->ioaddr.bmdma_addr; | |
788 | host_stat = readb(mmio + ATA_DMA_STATUS); | |
789 | writeb(host_stat | ATA_DMA_INTR | ATA_DMA_ERR, | |
790 | mmio + ATA_DMA_STATUS); | |
791 | ||
792 | post_stat = readb(mmio + ATA_DMA_STATUS); | |
793 | } else { | |
794 | host_stat = inb(ap->ioaddr.bmdma_addr + ATA_DMA_STATUS); | |
795 | outb(host_stat | ATA_DMA_INTR | ATA_DMA_ERR, | |
796 | ap->ioaddr.bmdma_addr + ATA_DMA_STATUS); | |
797 | ||
798 | post_stat = inb(ap->ioaddr.bmdma_addr + ATA_DMA_STATUS); | |
799 | } | |
800 | ||
bfd60579 RD |
801 | if (ata_msg_intr(ap)) |
802 | printk(KERN_INFO "%s: irq ack: host_stat 0x%X, new host_stat 0x%X, drv_stat 0x%X\n", | |
803 | __FUNCTION__, | |
804 | host_stat, post_stat, status); | |
1da177e4 LT |
805 | |
806 | return status; | |
807 | } | |
808 | ||
809 | static inline u32 scr_read(struct ata_port *ap, unsigned int reg) | |
810 | { | |
811 | return ap->ops->scr_read(ap, reg); | |
812 | } | |
813 | ||
814 | static inline void scr_write(struct ata_port *ap, unsigned int reg, u32 val) | |
815 | { | |
816 | ap->ops->scr_write(ap, reg, val); | |
817 | } | |
818 | ||
8a60a071 | 819 | static inline void scr_write_flush(struct ata_port *ap, unsigned int reg, |
cdcca89e BR |
820 | u32 val) |
821 | { | |
822 | ap->ops->scr_write(ap, reg, val); | |
823 | (void) ap->ops->scr_read(ap, reg); | |
824 | } | |
825 | ||
1da177e4 LT |
826 | static inline unsigned int sata_dev_present(struct ata_port *ap) |
827 | { | |
828 | return ((scr_read(ap, SCR_STATUS) & 0xf) == 0x3) ? 1 : 0; | |
829 | } | |
830 | ||
057ace5e | 831 | static inline int ata_try_flush_cache(const struct ata_device *dev) |
1da177e4 LT |
832 | { |
833 | return ata_id_wcache_enabled(dev->id) || | |
834 | ata_id_has_flush(dev->id) || | |
835 | ata_id_has_flush_ext(dev->id); | |
836 | } | |
837 | ||
a7dac447 JG |
838 | static inline unsigned int ac_err_mask(u8 status) |
839 | { | |
840 | if (status & ATA_BUSY) | |
11a56d24 | 841 | return AC_ERR_HSM; |
a7dac447 JG |
842 | if (status & (ATA_ERR | ATA_DF)) |
843 | return AC_ERR_DEV; | |
844 | return 0; | |
845 | } | |
846 | ||
847 | static inline unsigned int __ac_err_mask(u8 status) | |
848 | { | |
849 | unsigned int mask = ac_err_mask(status); | |
850 | if (mask == 0) | |
851 | return AC_ERR_OTHER; | |
852 | return mask; | |
853 | } | |
854 | ||
6037d6bb JG |
855 | static inline int ata_pad_alloc(struct ata_port *ap, struct device *dev) |
856 | { | |
857 | ap->pad_dma = 0; | |
858 | ap->pad = dma_alloc_coherent(dev, ATA_DMA_PAD_BUF_SZ, | |
859 | &ap->pad_dma, GFP_KERNEL); | |
860 | return (ap->pad == NULL) ? -ENOMEM : 0; | |
861 | } | |
862 | ||
863 | static inline void ata_pad_free(struct ata_port *ap, struct device *dev) | |
864 | { | |
865 | dma_free_coherent(dev, ATA_DMA_PAD_BUF_SZ, ap->pad, ap->pad_dma); | |
866 | } | |
867 | ||
1da177e4 | 868 | #endif /* __LINUX_LIBATA_H__ */ |