projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Add md expression support; Cleanup alpha warnings
[deliverable/binutils-gdb.git] / include / opcode / ChangeLog
CommitLineData
446a06c9
MM		 11999-10-18 Michael Meissner <meissner@cygnus.com>
2
3 * alpha.h (alpha_num_opcodes): Convert to unsigned.
4 (alpha_num_operands): Ditto.
5
eca04c6a
JL		 6Sun Oct 10 01:46:56 1999 Jerry Quinn <jerry.quinn.adv91@alum.dartmouth.org>
7
8 * hppa.h (pa_opcodes): Add load and store cache control to
9 instructions. Add ordered access load and store.
10
11 * hppa.h (pa_opcode): Add new entries for addb and addib.
12
13 * hppa.h (pa_opcodes): Fix cmpb and cmpib entries.
14
15 * hppa.h (pa_opcodes): Add entries for cmpb and cmpib.
16
c43185de
DN		 17Thu Oct 7 00:12:25 MDT 1999 Diego Novillo <dnovillo@cygnus.com>
18
19 * d10v.h: Add flag RESTRICTED_NUM3 for imm3 operands.
20
ec3533da
JL		 21Thu Sep 23 07:08:38 1999 Jerry Quinn <jquinn@nortelnetworks.com>
22
390f858d
JL		 23 * hppa.h (pa_opcodes): Add "call" and "ret". Clean up "b", "bve"
24 and "be" using completer prefixes.
25
8c47ebd9
JL		 26 * hppa.h (pa_opcodes): Add initializers to silence compiler.
27
ec3533da
JL		 28 * hppa.h: Update comments about character usage.
29
18369bea
JL		 30Mon Sep 20 03:55:31 1999 Jeffrey A Law (law@cygnus.com)
31
32 * hppa.h (pa_opcodes): Fix minor thinkos introduced while cleaning
33 up the new fstw & bve instructions.
34
c36efdd2
JL		 35Sun Sep 19 10:40:59 1999 Jeffrey A Law (law@cygnus.com)
36
d3ffb032
JL		 37 * hppa.h (pa_opcodes): Add remaining PA2.0 integer load/store
38 instructions.
39
c49ec3da
JL		 40 * hppa.h (pa_opcodes): Add remaining PA2.0 FP load/store instructions.
41
5d2e7ecc
JL		 42 * hppa.h (pa_opcodes): Add long offset double word load/store
43 instructions.
44
6397d1a2
JL		 45 * hppa.h (pa_opcodes): Add FLAG_STRICT variants of FP loads and
46 stores.
47
142f0fe0
JL		 48 * hppa.h (pa_opcodes): Handle PA2.0 fcnv, fcmp and ftest insns.
49
f5a68b45
JL		 50 * hppa.h (pa_opcodes): Finish support for PA2.0 "b" instructions.
51
8235801e
JL		 52 * hppa.h (pa_opcodes): Handle PA2.0 "bve" instructions.
53
35184366
JL		 54 * hppa.h (pa_opcodes): Add new syntax "be" instructions.
55
f0bfde5e
JL		 56 * hppa.h (pa_opcodes): Note use of 'M' and 'L'.
57
27bbbb58
JL		 58 * hppa.h (pa_opcodes): Add support for "b,l".
59
c36efdd2
JL		 60 * hppa.h (pa_opcodes): Add support for "b,gate".
61
f2727d04
JL		 62Sat Sep 18 11:41:16 1999 Jeffrey A Law (law@cygnus.com)
63
9392fb11
JL		 64 * hppa.h (pa_opcodes): Use 'fX' for first register operand
65 in xmpyu.
66
e0c52e99
JL		 67 * hppa.h (pa_opcodes): Fix mask for probe and probei.
68
f2727d04
JL		 69 * hppa.h (pa_opcodes): Fix mask for depwi.
70
52d836e2
JL		 71Tue Sep 7 13:44:25 1999 Jeffrey A Law (law@cygnus.com)
72
73 * hppa.h (pa_opcodes): Add "addil" variant which has the %r1 as
74 an explicit output argument.
75
90765e3a
JL		 76Mon Sep 6 04:41:42 1999 Jeffrey A Law (law@cygnus.com)
77
78 * hppa.h: Add strict variants of PA1.0/PA1.1 loads and stores.
79 Add a few PA2.0 loads and store variants.
80
8340b17f
ILT		 811999-09-04 Steve Chamberlain <sac@pobox.com>
82
83 * pj.h: New file.
84
5f47d35b
AM		 851999-08-29 Alan Modra <alan@spri.levels.unisa.edu.au>
86
87 * i386.h (i386_regtab): Move %st to top of table, and split off
88 other fp reg entries.
89 (i386_float_regtab): To here.
90
1c143202
JL		 91Sat Aug 28 00:25:25 1999 Jerry Quinn <jquinn@nortelnetworks.com>
92
7d8fdb64
JL		 93 * hppa.h (pa_opcodes): Replace 'f' by 'v'. Prefix float register args
94 by 'f'.
95
90927b9c
JL		 96 * hppa.h (pa_opcodes): Add extrd, extrw, depd, depdi, depw, depwi.
97 Add supporting args.
98
1d16bf9c
JL		 99 * hppa.h: Document new completers and args.
100 * hppa.h (pa_opcodes): Add 64 bit patterns and pa2.0 syntax for uxor,
101 uaddcm, dcor, addi, add, sub, subi, shladd, rfi, and probe. Add pa2.0
102 extensions for ssm, rsm, pdtlb, pitlb. Add performance instructions
103 pmenb and pmdis.
104
96226a68
JL		 105 * hppa.h (pa_opcodes): Add pa2.0 instructions hadd, hshl,
106 hshr, hsub, mixh, mixw, permh.
107
5d4ba527
JL		 108 * hppa.h (pa_opcodes): Change completers in instructions to
109 use 'c' prefix.
110
e9fc28c6
JL		 111 * hppa.h (pa_opcodes): Add popbts, new forms of bb, havg,
112 hshladd, hshradd, shrpd, and shrpw instructions. Update arg comments.
113
1c143202
JL		 114 * hppa.h (pa_opcodes): Change fmpyfadd, fmpynfadd, fneg,
115 fnegabs to use 'I' instead of 'F'.
116
9e525108
AM		 1171999-08-21 Alan Modra <alan@spri.levels.unisa.edu.au>
118
119 * i386.h: Add AMD athlon instructions, pfnacc, pfpnacc, pswapd.
120 Document pf2iw and pi2fw as athlon insns. Remove pswapw.
121 Alphabetically sort PIII insns.
122
e8da1bf1
DE		 123Wed Aug 18 18:14:40 1999 Doug Evans <devans@canuck.cygnus.com>
124
125 * cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
126
7d627258
JL		 127Fri Aug 6 09:46:35 1999 Jerry Quinn <jquinn@nortelnetworks.com>
128
5696871a
JL		 129 * hppa.h (pa_opcodes): Add 64 bit versions of or, xor, and,
130 and andcm. Add 32 and 64 bit version of cmpclr, cmpiclr.
131
7d627258
JL		 132 * hppa.h: Document 64 bit condition completers.
133
c5e52916
JL		 134Thu Aug 5 16:56:07 1999 Jerry Quinn <jquinn@nortelnetworks.com>
135
136 * hppa.h (pa_opcodes): Change condition args to use '?' prefix.
137
eecb386c
AM		 1381999-08-04 Alan Modra <alan@spri.levels.unisa.edu.au>
139
140 * i386.h (i386_optab): Add DefaultSize modifier to all insns
141 that implicitly modify %esp. #undef d_Suf, x_suf, sld_suf,
142 sldx_suf, bwld_Suf, d_FP, x_FP, sld_FP, sldx_FP at end of table.
143
88a380f3
JL		 144Wed Jul 28 02:04:24 1999 Jerry Quinn <jquinn@nortelnetworks.com>
145 Jeff Law <law@cygnus.com>
146
147 * hppa.h (pa_opcodes): Add "pushnom" and "pushbts".
148
149 * hppa.h (pa_opcodes): Mark all PA2.0 opcodes with FLAG_STRICT.
d60e8dca
JL		 150
151 * hppa.h (pa_opcodes): Change xmpyu, fmpyfadd,
152 and fmpynfadd to use 'J' and 'K' instead of 'E' and 'X'.
153
145cf1f0
AM		 1541999-07-13 Alan Modra <alan@spri.levels.unisa.edu.au>
155
156 * i386.h: Add "undocumented" AMD 3DNow! pf2iw, pi2fw, pswapw insns.
157
73826640
JL		 158Thu Jul 1 00:17:24 1999 Jeffrey A Law (law@cygnus.com)
159
160 * hppa.h (struct pa_opcode): Add new field "flags".
161 (FLAGS_STRICT): Define.
162
b65db252
JL		 163Fri Jun 25 04:22:04 1999 Jerry Quinn <jquinn@nortelnetworks.com>
164 Jeff Law <law@cygnus.com>
165
f7fc668b
JL		 166 * hppa.h (pa_opcodes): Add pa2.0 clrbts instruction.
167
168 * hppa.h (pa_opcodes): Add entries for mfia and mtsarcm instructions.
b65db252 169
10084519
AM		 1701999-06-23 Alan Modra <alan@spri.levels.unisa.edu.au>
171
172 * i386.h: Allow `l' suffix on bswap. Allow `w' suffix on arpl,
173 lldt, lmsw, ltr, str, verr, verw. Add FP flag to fcmov*. Add FP
174 flag to fcomi and friends.
175
cd8a80ba
JL		 176Fri May 28 15:26:11 1999 Jeffrey A Law (law@cygnus.com)
177
178 * hppa.h (pa_opcodes): Move integer arithmetic instructions after
179 integer logical instructions.
180
1fca749b
ILT		 1811999-05-28 Linus Nordberg <linus.nordberg@canit.se>
182
183 * m68k.h: Document new formats `E', `G', `H' and new places `N',
184 `n', `o'.
185
186 * m68k.h: Define mcf5206e, mcf5307, mcf. Document new format `u'
187 and new places `m', `M', `h'.
188
aa008907
JL		 189Thu May 27 04:13:54 1999 Joel Sherrill (joel@OARcorp.com
190
191 * hppa.h (pa_opcodes): Add several processor specific system
192 instructions.
193
e26b85f0
JL		 194Wed May 26 16:57:44 1999 Jeffrey A Law (law@cygnus.com)
195
196 * hppa.h (pa_opcodes): Add second entry for "comb", "comib",
197 "addb", and "addib" to be used by the disassembler.
198
c608c12e
AM		 1991999-05-12 Alan Modra <alan@apri.levels.unisa.edu.au>
200
201 * i386.h (ReverseModrm): Remove all occurences.
202 (InvMem): Add to control/debug/test mov insns, movhlps, movlhps,
203 movmskps, pextrw, pmovmskb, maskmovq.
204 Change NoSuf to FP on all MMX, XMM and AMD insns as these all
205 ignore the data size prefix.
206
207 * i386.h (i386_optab, i386_regtab): Add support for PIII SIMD.
208 Mostly stolen from Doug Ledford <dledford@redhat.com>
209
45c18104
RH		 210Sat May 8 23:27:35 1999 Richard Henderson <rth@cygnus.com>
211
212 * ppc.h (PPC_OPCODE_64_BRIDGE): New.
213
252b5132
RH		 2141999-04-14 Doug Evans <devans@casey.cygnus.com>
215
216 * cgen.h (CGEN_ATTR): Delete member num_nonbools.
217 (CGEN_ATTR_TYPE): Update.
218 (CGEN_ATTR_MASK): Number booleans starting at 0.
219 (CGEN_ATTR_VALUE): Update.
220 (CGEN_INSN_ATTR): Update.
221
222Mon Apr 12 23:43:27 1999 Jeffrey A Law (law@cygnus.com)
223
224 * hppa.h (fmpyfadd, fmpynfadd, fneg, fnegabs): New PA2.0
225 instructions.
226
227Tue Mar 23 11:24:38 1999 Jeffrey A Law (law@cygnus.com)
228
229 * hppa.h (bb, bvb): Tweak opcode/mask.
230
231
2321999-03-22 Doug Evans <devans@casey.cygnus.com>
233
234 * cgen.h (CGEN_ISA,CGEN_MACH): New typedefs.
235 (struct cgen_cpu_desc): Rename member mach to machs. New member isas.
236 New members word_bitsize,default_insn_bitsize,base_insn-bitsize,
237 min_insn_bitsize,max_insn_bitsize,isa_table,mach_table,rebuild_tables.
238 Delete member max_insn_size.
239 (enum cgen_cpu_open_arg): New enum.
240 (cpu_open): Update prototype.
241 (cpu_open_1): Declare.
242 (cgen_set_cpu): Delete.
243
2441999-03-11 Doug Evans <devans@casey.cygnus.com>
245
246 * cgen.h (CGEN_HW_TABLE): Delete `num_init_entries' member.
247 (CGEN_OPERAND_NIL): New macro.
248 (CGEN_OPERAND): New member `type'.
249 (@arch@_cgen_operand_table): Delete decl.
250 (CGEN_OPERAND_INDEX,CGEN_OPERAND_TYPE,CGEN_OPERAND_ENTRY): Delete.
251 (CGEN_OPERAND_TABLE): New struct.
252 (cgen_operand_lookup_by_name,cgen_operand_lookup_by_num): Declare.
253 (CGEN_OPINST): Pointer to operand table entry replaced with enum.
254 (CGEN_CPU_TABLE): New member `isa'. Change member `operand_table',
255 now a CGEN_OPERAND_TABLE. Add CGEN_CPU_DESC arg to
256 {get,set}_{int,vma}_operand.
257 (@arch@_cgen_cpu_open): New arg `isa'.
258 (cgen_set_cpu): Ditto.
259
260Fri Feb 26 02:36:45 1999 Richard Henderson <rth@cygnus.com>
261
262 * i386.h: Fill in cmov and fcmov alternates. Add fcomi short forms.
263
2641999-02-25 Doug Evans <devans@casey.cygnus.com>
265
266 * cgen.h (enum cgen_asm_type): Add CGEN_ASM_NONE.
267 (CGEN_HW_ENTRY): Delete member `next'. Change type of `type' to
268 enum cgen_hw_type.
269 (CGEN_HW_TABLE): New struct.
270 (hw_table): Delete declaration.
271 (CGEN_OPERAND): Change member hw to hw_type, change type from pointer
272 to table entry to enum.
273 (CGEN_OPINST): Ditto.
274 (CGEN_CPU_TABLE): Change member hw_list to hw_table.
275
276Sat Feb 13 14:13:44 1999 Richard Henderson <rth@cygnus.com>
277
278 * alpha.h (AXP_OPCODE_EV6): New.
279 (AXP_OPCODE_NOPAL): Include it.
280
2811999-02-09 Doug Evans <devans@casey.cygnus.com>
282
283 * cgen.h (CGEN_CPU_DESC): Renamed from CGEN_OPCODE_DESC.
284 All uses updated. New members int_insn_p, max_insn_size,
285 parse_operand,insert_operand,extract_operand,print_operand,
286 sizeof_fields,set_fields_bitsize,get_int_operand,set_int_operand,
287 get_vma_operand,set_vma_operand,parse_handlers,insert_handlers,
288 extract_handlers,print_handlers.
289 (CGEN_ATTR): Change type of num_nonbools to unsigned int.
290 (CGEN_ATTR_BOOL_OFFSET): New macro.
291 (CGEN_ATTR_MASK): Subtract it to compute bit number.
292 (CGEN_ATTR_VALUE): Redo bool/nonbool attr calculation.
293 (cgen_opcode_handler): Renamed from cgen_base.
294 (CGEN_HW_ATTR_VALUE): Renamed from CGEN_HW_ATTR, all uses updated.
295 (CGEN_OPERAND_ATTR_VALUE): Renamed from CGEN_OPERAND_ATTR,
296 all uses updated.
297 (CGEN_OPERAND_INDEX): Rewrite to use table entry, not global.
298 (enum cgen_opinst_type): Renamed from cgen_operand_instance_type.
299 (CGEN_IFLD_ATTR_VALUE): Renamed from CGEN_IFLD_ATTR, all uses updated.
300 (CGEN_OPCODE,CGEN_IBASE): New types.
301 (CGEN_INSN): Rewrite.
302 (CGEN_{ASM,DIS}_HASH*): Delete.
303 (init_opcode_table,init_ibld_table): Declare.
304 (CGEN_INSN_ATTR): New type.
305
306Mon Feb 1 21:09:14 1999 Catherine Moore <clm@cygnus.com>
307
308 * i386.h (d_Suf, x_Suf, sld_Suf, sldx_Suf, bwld_Suf): Define.
309 (x_FP, d_FP, dls_FP, sldx_FP): Define.
310 Change *Suf definitions to include x and d suffixes.
311 (movsx): Use w_Suf and b_Suf.
312 (movzx): Likewise.
313 (movs): Use bwld_Suf.
314 (fld): Change ordering. Use sld_FP.
315 (fild): Add Intel Syntax equivalent of fildq.
316 (fst): Use sld_FP.
317 (fist): Use sld_FP.
318 (fstp): Use sld_FP. Add x_FP version.
319 (fistp): LLongMem version for Intel Syntax.
320 (fcom, fcomp): Use sld_FP.
321 (fadd, fiadd, fsub): Use sld_FP.
322 (fsubr): Use sld_FP.
323 (fmul, fimul, fdvi, fidiv, fdivr): Use sld_FP.
324
3251999-01-27 Doug Evans <devans@casey.cygnus.com>
326
327 * cgen.h (enum cgen_mode): Add CGEN_MODE_TARGET_MAX, CGEN_MODE_INT,
328 CGEN_MODE_UINT.
329
330Sat Jan 16 01:29:25 1999 Jeffrey A Law (law@cygnus.com)
331
332 * hppa.h (bv): Fix mask.
333
3341999-01-05 Doug Evans <devans@casey.cygnus.com>
335
336 * cgen.h (CGEN_ATTR_VALUE_TYPE): New typedef.
337 (CGEN_ATTR): Use it.
338 (CGEN_ATTR_TYPE,CGEN_ATTR_ENTRY): Ditto.
339 (CGEN_ATTR_TABLE): New member dfault.
340
3411998-12-30 Gavin Romig-Koch <gavin@cygnus.com>
342
343 * mips.h (MIPS16_INSN_BRANCH): New.
344
345Wed Dec 9 10:38:48 1998 David Taylor <taylor@texas.cygnus.com>
346
347 The following is part of a change made by Edith Epstein
348 <eepstein@sophia.cygnus.com> as part of a project to merge in
349 changes by HP; HP did not create ChangeLog entries.
350
351 * hppa.h (completer_chars): list of chars to not put a space
352 after.
353
354Sun Dec 6 13:21:34 1998 Ian Lance Taylor <ian@cygnus.com>
355
356 * i386.h (i386_optab): Permit w suffix on processor control and
357 status word instructions.
358
3591998-11-30 Doug Evans <devans@casey.cygnus.com>
360
361 * cgen.h (struct cgen_hw_entry): Delete const on attrs member.
362 (struct cgen_keyword_entry): Ditto.
363 (struct cgen_operand): Ditto.
364 (CGEN_IFLD): New typedef, with associated access macros.
365 (CGEN_IFMT): New typedef, with associated access macros.
366 (CGEN_IFMT): Renamed from CGEN_FORMAT. New member `iflds'.
367 (CGEN_IVALUE): New typedef.
368 (struct cgen_insn): Delete const on syntax,attrs members.
369 `format' now points to format data. Type of `value' is now
370 CGEN_IVALUE.
371 (struct cgen_opcode_table): New member ifld_table.
372
3731998-11-18 Doug Evans <devans@casey.cygnus.com>
374
375 * cgen.h (cgen_extract_fn): Update type of `base_insn' arg.
376 (CGEN_OPERAND_INSTANCE): New member `attrs'.
377 (CGEN_OPERAND_INSTANCE_{ATTRS,ATTR}): New macros.
378 (cgen_dis_lookup_insn): Update type of `base_insn' arg.
379 (cgen_opcode_table): Update type of dis_hash fn.
380 (extract_operand): Update type of `insn_value' arg.
381
382Thu Oct 29 11:38:36 1998 Doug Evans <devans@canuck.cygnus.com>
383
384 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Delete.
385
386Tue Oct 27 08:57:59 1998 Gavin Romig-Koch <gavin@cygnus.com>
387
388 * mips.h (INSN_MULT): Added.
389
390Tue Oct 20 11:31:34 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
391
392 * i386.h (MAX_MNEM_SIZE): Rename from MAX_OPCODE_SIZE.
393
394Mon Oct 19 12:50:00 1998 Doug Evans <devans@seba.cygnus.com>
395
396 * cgen.h (CGEN_INSN_INT): New typedef.
397 (CGEN_INT_INSN_P): Renamed from CGEN_INT_INSN.
398 (CGEN_INSN_BYTES): Renamed from cgen_insn_t.
399 (CGEN_INSN_BYTES_PTR): New typedef.
400 (CGEN_EXTRACT_INFO): New typedef.
401 (cgen_insert_fn,cgen_extract_fn): Update.
402 (cgen_opcode_table): New member `insn_endian'.
403 (assemble_insn,lookup_insn,lookup_get_insn_operands): Update.
404 (insert_operand,extract_operand): Update.
405 (cgen_get_insn_value,cgen_put_insn_value): Add prototypes.
406
407Fri Oct 9 13:38:13 1998 Doug Evans <devans@seba.cygnus.com>
408
409 * cgen.h (CGEN_ATTR_BOOLS): New macro.
410 (struct CGEN_HW_ENTRY): New member `attrs'.
411 (CGEN_HW_ATTR): New macro.
412 (struct CGEN_OPERAND_INSTANCE): New member `name'.
413 (CGEN_INSN_INVALID_P): New macro.
414
415Mon Oct 5 00:21:07 1998 Jeffrey A Law (law@cygnus.com)
416
417 * hppa.h: Add "fid".
418
419Sun Oct 4 21:00:00 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
420
421 From Robert Andrew Dale <rob@nb.net>
422 * i386.h (i386_optab): Add AMD 3DNow! instructions.
423 (AMD_3DNOW_OPCODE): Define.
424
425Tue Sep 22 17:53:47 1998 Nick Clifton <nickc@cygnus.com>
426
427 * d30v.h (EITHER_BUT_PREFER_MU): Define.
428
429Mon Aug 10 14:09:38 1998 Doug Evans <devans@canuck.cygnus.com>
430
431 * cgen.h (cgen_insn): #if 0 out element `cdx'.
432
433Mon Aug 3 12:21:57 1998 Doug Evans <devans@seba.cygnus.com>
434
435 Move all global state data into opcode table struct, and treat
436 opcode table as something that is "opened/closed".
437 * cgen.h (CGEN_OPCODE_DESC): New type.
438 (all fns): New first arg of opcode table descriptor.
439 (cgen_set_parse_operand_fn): Add prototype.
440 (cgen_current_machine,cgen_current_endian): Delete.
441 (CGEN_OPCODE_TABLE): New members mach,endian,operand_table,
442 parse_operand_fn,asm_hash_table,asm_hash_table_entries,
443 dis_hash_table,dis_hash_table_entries.
444 (opcode_open,opcode_close): Add prototypes.
445
446 * cgen.h (cgen_insn): New element `cdx'.
447
448Thu Jul 30 21:44:25 1998 Frank Ch. Eigler <fche@cygnus.com>
449
450 * d30v.h (FLAG_LKR): New flag for "left-kills-right" instructions.
451
452Tue Jul 28 10:59:07 1998 Jeffrey A Law (law@cygnus.com)
453
454 * mn10300.h: Add "no_match_operands" field for instructions.
455 (MN10300_MAX_OPERANDS): Define.
456
457Fri Jul 24 11:44:24 1998 Doug Evans <devans@canuck.cygnus.com>
458
459 * cgen.h (cgen_macro_insn_count): Declare.
460
461Tue Jul 21 13:12:13 1998 Doug Evans <devans@seba.cygnus.com>
462
463 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Define.
464 (cgen_insert_fn,cgen_extract_fn): New arg `pc'.
465 (get_operand,put_operand): Replaced with get_{int,vma}_operand,
466 set_{int,vma}_operand.
467
468Fri Jun 26 11:09:06 1998 Jeffrey A Law (law@cygnus.com)
469
470 * mn10300.h: Add "machine" field for instructions.
471 (MN103, AM30): Define machine types.
472
473Fri Jun 19 16:09:09 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
474
475 * i386.h: Use FP, not sl_Suf, for fxsave and fxrstor.
476
4771998-06-18 Ulrich Drepper <drepper@cygnus.com>
478
479 * i386.h: Add support for fxsave, fxrstor, sysenter and sysexit.
480
481Sat Jun 13 11:31:35 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
482
483 * i386.h (i386_optab): Add general form of aad and aam. Add ud2a
484 and ud2b.
485 (i386_regtab): Allow cr0..7, db0..7, dr0..7, tr0..7, not just
486 those that happen to be implemented on pentiums.
487
488Tue Jun 9 12:16:01 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
489
490 * i386.h: Change occurences of Data16 to Size16, Data32 to Size32,
491 IgnoreDataSize to IgnoreSize. Flag address and data size prefixes
492 with Size16|IgnoreSize or Size32|IgnoreSize.
493
494Mon Jun 8 12:15:52 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
495
496 * i386.h (REPNE): Rename to REPNE_PREFIX_OPCODE.
497 (REPE): Rename to REPE_PREFIX_OPCODE.
498 (i386_regtab_end): Remove.
499 (i386_prefixtab, i386_prefixtab_end): Remove.
500 (i386_optab): Use NULL as sentinel rather than "" to suit rewrite
501 of md_begin.
502 (MAX_OPCODE_SIZE): Define.
503 (i386_optab_end): Remove.
504 (sl_Suf): Define.
505 (sl_FP): Use sl_Suf.
506
507 * i386.h (i386_optab): Allow 16 bit displacement for `mov
508 mem,acc'. Combine 16 and 32 bit forms of various insns. Allow 16
509 bit form of ljmp. Add IsPrefix modifier to prefixes. Add addr32,
510 data32, dword, and adword prefixes.
511 (i386_regtab): Add BaseIndex modifier to valid 16 bit base/index
512 regs.
513
514Fri Jun 5 23:42:43 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
515
516 * i386.h (i386_regtab): Remove BaseIndex modifier from esp.
517
518 * i386.h: Allow `l' suffix on fld, fst, fstp, fcom, fcomp with
519 register operands, because this is a common idiom. Flag them with
520 a warning. Allow illegal faddp, fsubp, fsubrp, fmulp, fdivp,
521 fdivrp because gcc erroneously generates them. Also flag with a
522 warning.
523
524 * i386.h: Add suffix modifiers to most insns, and tighter operand
525 checks in some cases. Fix a number of UnixWare compatibility
526 issues with float insns. Merge some floating point opcodes, using
527 new FloatMF modifier.
528 (WORD_PREFIX_OPCODE): Rename to DATA_PREFIX_OPCODE for
529 consistency.
530
531 * i386.h: Change occurence of ShortformW to W|ShortForm. Add
532 IgnoreDataSize where appropriate.
533
534Wed Jun 3 18:28:45 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
535
536 * i386.h: (one_byte_segment_defaults): Remove.
537 (two_byte_segment_defaults): Remove.
538 (i386_regtab): Add BaseIndex to 32 bit regs reg_type.
539
540Fri May 15 15:59:04 1998 Doug Evans <devans@seba.cygnus.com>
541
542 * cgen.h (cgen_hw_lookup_by_name): Renamed from cgen_hw_lookup.
543 (cgen_hw_lookup_by_num): Declare.
544
545Thu May 7 09:27:58 1998 Frank Ch. Eigler <fche@cygnus.com>
546
547 * mips.h (OP_{SH,MASK}_CODE2): Added "q" operand format for lower
548 ten bits of MIPS ISA1 "break" instruction, and for "sdbbp"
549
550Thu May 7 02:14:08 1998 Doug Evans <devans@charmed.cygnus.com>
551
552 * cgen.h (cgen_asm_init_parse): Delete.
553 (cgen_save_fixups,cgen_restore_fixups,cgen_swap_fixups): Delete.
554 (cgen_asm_record_register,cgen_asm_finish_insn): Delete.
555
556Mon Apr 27 10:13:11 1998 Doug Evans <devans@seba.cygnus.com>
557
558 * cgen.h (CGEN_ATTR_TYPE): Delete `const', moved to uses.
559 (cgen_asm_finish_insn): Update prototype.
560 (cgen_insn): New members num, data.
561 (CGEN_INSN_TABLE): Members asm_hash, asm_hash_table_size,
562 dis_hash, dis_hash_table_size moved to ...
563 (CGEN_OPCODE_TABLE). Here. Renamed from CGEN_OPCODE_DATA.
564 All uses updated. New members asm_hash_p, dis_hash_p.
565 (CGEN_MINSN_EXPANSION): New struct.
566 (cgen_expand_macro_insn): Declare.
567 (cgen_macro_insn_count): Declare.
568 (get_insn_operands): Update prototype.
569 (lookup_get_insn_operands): Declare.
570
571Tue Apr 21 17:11:32 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
572
573 * i386.h (i386_optab): Change iclrKludge and imulKludge to
574 regKludge. Add operands types for string instructions.
575
576Mon Apr 20 14:40:29 1998 Tom Tromey <tromey@cygnus.com>
577
578 * i386.h (X): Renamed from `Z_' to preserve formatting of opcode
579 table.
580
581Sun Apr 19 13:54:06 1998 Tom Tromey <tromey@cygnus.com>
582
583 * i386.h (Z_): Renamed from `_' to avoid clash with common alias
584 for `gettext'.
585
586Fri Apr 3 12:04:48 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
587
588 * i386.h: Remove NoModrm flag from all insns: it's never checked.
589 Add IsString flag to string instructions.
590 (IS_STRING): Don't define.
591 (LOCK_PREFIX_OPCODE, CS_PREFIX_OPCODE, DS_PREFIX_OPCODE): Define.
592 (ES_PREFIX_OPCODE, FS_PREFIX_OPCODE, GS_PREFIX_OPCODE): Define.
593 (SS_PREFIX_OPCODE): Define.
594
595Mon Mar 30 21:31:56 1998 Ian Lance Taylor <ian@cygnus.com>
596
597 * i386.h: Revert March 24 patch; no more LinearAddress.
598
599Mon Mar 30 10:25:54 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
600
601 * i386.h (i386_optab): Remove fwait (9b) from all floating point
602 instructions, and instead add FWait opcode modifier. Add short
603 form of fldenv and fstenv.
604 (FWAIT_OPCODE): Define.
605
606 * i386.h (i386_optab): Change second operand constraint of `mov
607 sreg,reg|mem' instruction from Reg16|Mem to WordReg|WordMem to
608 allow legal instructions such as `movl %gs,%esi'
609
610Fri Mar 27 18:30:52 1998 Ian Lance Taylor <ian@cygnus.com>
611
612 * h8300.h: Various changes to fully bracket initializers.
613
614Tue Mar 24 18:32:47 1998 H.J. Lu <hjl@gnu.org>
615
616 * i386.h: Set LinearAddress for lidt and lgdt.
617
618Mon Mar 2 10:44:07 1998 Doug Evans <devans@seba.cygnus.com>
619
620 * cgen.h (CGEN_BOOL_ATTR): New macro.
621
622Thu Feb 26 15:54:31 1998 Michael Meissner <meissner@cygnus.com>
623
624 * d30v.h (FLAG_DELAY): New flag for delayed branches/jumps.
625
626Mon Feb 23 10:38:21 1998 Doug Evans <devans@seba.cygnus.com>
627
628 * cgen.h (CGEN_CAT3): Delete. Use CONCAT3 now.
629 (cgen_insn): Record syntax and format entries here, rather than
630 separately.
631
632Tue Feb 17 21:42:56 1998 Nick Clifton <nickc@cygnus.com>
633
634 * cgen.h (CGEN_SYNTAX_MAKE_FIELD): New macro.
635
636Tue Feb 17 16:00:56 1998 Doug Evans <devans@seba.cygnus.com>
637
638 * cgen.h (cgen_insert_fn): Change type of result to const char *.
639 (cgen_parse_{signed,unsigned}_integer): Delete min,max arguments.
640 (CGEN_{INSN,KEYWORD,OPERAND}_NBOOL_ATTRS): Renamed from ..._MAX_ATTRS.
641
642Thu Feb 12 18:30:41 1998 Doug Evans <devans@canuck.cygnus.com>
643
644 * cgen.h (lookup_insn): New argument alias_p.
645
646Thu Feb 12 03:41:00 1998 J"orn Rennecke <amylaar@cygnus.co.uk>
647
648Fix rac to accept only a0:
649 * d10v.h (OPERAND_ACC): Split into:
650 (OPERAND_ACC0, OPERAND_ACC1) .
651 (OPERAND_GPR): Define.
652
653Wed Feb 11 17:31:53 1998 Doug Evans <devans@seba.cygnus.com>
654
655 * cgen.h (CGEN_FIELDS): Define here.
656 (CGEN_HW_ENTRY): New member `type'.
657 (hw_list): Delete decl.
658 (enum cgen_mode): Declare.
659 (CGEN_OPERAND): New member `hw'.
660 (enum cgen_operand_instance_type): Declare.
661 (CGEN_OPERAND_INSTANCE): New type.
662 (CGEN_INSN): New member `operands'.
663 (CGEN_OPCODE_DATA): Make hw_list const.
664 (get_insn_operands,lookup_insn): Add prototypes for.
665
666Tue Feb 3 17:11:23 1998 Doug Evans <devans@seba.cygnus.com>
667
668 * cgen.h (CGEN_INSN_MAX_ATTRS): Renamed from CGEN_MAX_INSN_ATTRS.
669 (CGEN_HW_ENTRY): Move `next' entry to end of struct.
670 (CGEN_KEYWORD_MAX_ATTRS): Renamed from CGEN_MAX_KEYWORD_ATTRS.
671 (CGEN_OPERAND_MAX_ATTRS): Renamed from CGEN_MAX_OPERAND_ATTRS.
672
673Mon Feb 2 19:19:15 1998 Ian Lance Taylor <ian@cygnus.com>
674
675 * cgen.h: Correct typo in comment end marker.
676
677Mon Feb 2 17:10:38 1998 Steve Haworth <steve@pm.cse.rmit.EDU.AU>
678
679 * tic30.h: New file.
680
681Thu Jan 22 17:54:56 1998 Nick Clifton <nickc@cygnus.com>
682
683 * cgen.h: Add prototypes for cgen_save_fixups(),
684 cgen_restore_fixups(), and cgen_swap_fixups(). Change prototype
685 of cgen_asm_finish_insn() to return a char *.
686
687Wed Jan 14 17:21:43 1998 Nick Clifton <nickc@cygnus.com>
688
689 * cgen.h: Formatting changes to improve readability.
690
691Mon Jan 12 11:37:36 1998 Doug Evans <devans@seba.cygnus.com>
692
693 * cgen.h (*): Clean up pass over `struct foo' usage.
694 (CGEN_ATTR): Make unsigned char.
695 (CGEN_ATTR_TYPE): Update.
696 (CGEN_ATTR_{ENTRY,TABLE}): New types.
697 (cgen_base): Move member `attrs' to cgen_insn.
698 (CGEN_KEYWORD): New member `null_entry'.
699 (CGEN_{SYNTAX,FORMAT}): New types.
700 (cgen_insn): Format and syntax separated from each other.
701
702Tue Dec 16 15:15:52 1997 Michael Meissner <meissner@cygnus.com>
703
704 * d30v.h (d30v_opcode): Reorder flags somewhat, add new flags for
705 2 word load/store, ADDppp/SUBppp, 16/32 bit multiply. Make
706 flags_{used,set} long.
707 (d30v_operand): Make flags field long.
708
709Mon Dec 1 12:24:44 1997 Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>
710
711 * m68k.h: Fix comment describing operand types.
712
713Sun Nov 23 22:31:27 1997 Michael Meissner <meissner@cygnus.com>
714
715 * d30v.h (SHORT_CMPU): Add case for cmpu instruction, and move
716 everything else after down.
717
718Tue Nov 18 18:45:14 1997 J"orn Rennecke <amylaar@cygnus.co.uk>
719
720 * d10v.h (OPERAND_FLAG): Split into:
721 (OPERAND_FFLAG, OPERAND_CFLAG) .
722
723Thu Nov 13 11:04:24 1997 Gavin Koch <gavin@cygnus.com>
724
725 * mips.h (struct mips_opcode): Changed comments to reflect new
726 field usage.
727
728Fri Oct 24 22:36:20 1997 Ken Raeburn <raeburn@cygnus.com>
729
730 * mips.h: Added to comments a quick-ref list of all assigned
731 operand type characters.
732 (OP_{MASK,SH}_PERFREG): New macros.
733
734Wed Oct 22 17:28:33 1997 Richard Henderson <rth@cygnus.com>
735
736 * sparc.h: Add '_' and '/' for v9a asr's.
737 Patch from David Miller <davem@vger.rutgers.edu>
738
739Tue Oct 14 13:22:29 1997 Jeffrey A Law (law@cygnus.com)
740
741 * h8300.h: Bit ops with absolute addresses not in the 8 bit
742 area are not available in the base model (H8/300).
743
744Thu Sep 25 13:03:41 1997 Ian Lance Taylor <ian@cygnus.com>
745
746 * m68k.h: Remove documentation of ` operand specifier.
747
748Wed Sep 24 19:00:34 1997 Ian Lance Taylor <ian@cygnus.com>
749
750 * m68k.h: Document q and v operand specifiers.
751
752Mon Sep 15 18:28:37 1997 Nick Clifton <nickc@cygnus.com>
753
754 * v850.h (struct v850_opcode): Add processors field.
755 (PROCESSOR_V850, PROCESSOR_ALL): New bit constants.
756 (PROCESSOR_V850E, PROCESSOR_NOT_V850): New bit constants.
757 (PROCESSOR_V850EA): New bit constants.
758
759Mon Sep 15 11:29:43 1997 Ken Raeburn <raeburn@cygnus.com>
760
761 Merge changes from Martin Hunt:
762
763 * d30v.h: Allow up to 64 control registers. Add
764 SHORT_A5S format.
765
766 * d30v.h (LONG_Db): New form for delayed branches.
767
768 * d30v.h: (LONG_Db): New form for repeati.
769
770 * d30v.h (SHORT_D2B): New form.
771
772 * d30v.h (SHORT_A2): New form.
773
774 * d30v.h (OPERAND_2REG): Add new operand to indicate 2
775 registers are used. Needed for VLIW optimization.
776
777Mon Sep 8 14:05:45 1997 Doug Evans <dje@canuck.cygnus.com>
778
779 * cgen.h: Move assembler interface section
780 up so cgen_parse_operand_result is defined for cgen_parse_address.
781 (cgen_parse_address): Update prototype.
782
783Tue Sep 2 15:32:32 1997 Nick Clifton <nickc@cygnus.com>
784
785 * v850.h (V850_OPREAND_ADJUST_SHORT_MEMORY): Removed.
786
787Tue Aug 26 12:21:52 1997 Ian Lance Taylor <ian@cygnus.com>
788
789 * i386.h (two_byte_segment_defaults): Correct base register 5 in
790 modes 1 and 2 to be ss rather than ds. From Gabriel Paubert
791 <paubert@iram.es>.
792
793 * i386.h: Set ud2 to 0x0f0b. From Gabriel Paubert
794 <paubert@iram.es>.
795
796 * i386.h: Comment fixes for ficom[p]?{s,l} from Gabriel Paubert
797 <paubert@iram.es>.
798
799 * i386.h (JUMP_ON_CX_ZERO): Uncomment (define again).
800 (JUMP_ON_ECX_ZERO): Remove commented out macro.
801
802Fri Aug 22 10:38:29 1997 Nick Clifton <nickc@cygnus.com>
803
804 * v850.h (V850_NOT_R0): New flag.
805
806Mon Aug 18 11:05:58 1997 Nick Clifton <nickc@cygnus.com>
807
808 * v850.h (struct v850_opcode): Remove flags field.
809
810Wed Aug 13 18:45:48 1997 Nick Clifton <nickc@cygnus.com>
811
812 * v850.h (struct v850_opcode): Add flags field.
813 (struct v850_operand): Extend meaning of 'bits' and 'shift'
814 fields.
815 (V850E_INSTRUCTION, V850EA_INSTRUCTION): New flags.
816 (V850E_PUSH_POP, V850E_IMMEDIATE16, V850E_IMMEDIATE32): New flags.
817
818Fri Aug 8 16:58:42 1997 Doug Evans <dje@canuck.cygnus.com>
819
820 * arc.h: New file.
821
822Thu Jul 24 21:16:58 1997 Doug Evans <dje@canuck.cygnus.com>
823
824 * sparc.h (sparc_opcodes): Declare as const.
825
826Thu Jul 10 12:53:25 1997 Jeffrey A Law (law@cygnus.com)
827
828 * mips.h (FP_S, FP_D): Define. Bitmasks indicating if an insn
829 uses single or double precision floating point resources.
830 (INSN_NO_ISA, INSN_ISA1): Define.
831 (cpu specific INSN macros): Tweak into bitmasks outside the range
832 of INSN_ISA field.
833
834Mon Jun 16 14:10:00 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
835
836 * i386.h: Fix pand opcode.
837
838Mon Jun 2 11:35:09 1997 Gavin Koch <gavin@cygnus.com>
839
840 * mips.h: Widen INSN_ISA and move it to a more convenient
841 bit position. Add INSN_3900.
842
843Tue May 20 11:25:29 1997 Gavin Koch <gavin@cygnus.com>
844
845 * mips.h (struct mips_opcode): added new field membership.
846
847Mon May 12 16:26:50 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
848
849 * i386.h (movd): only Reg32 is allowed.
850
851 * i386.h: add fcomp and ud2. From Wayne Scott
852 <wscott@ichips.intel.com>.
853
854Mon May 5 17:16:21 1997 Ian Lance Taylor <ian@cygnus.com>
855
856 * i386.h: Add MMX instructions.
857
858Mon May 5 12:45:19 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
859
860 * i386.h: Remove W modifier from conditional move instructions.
861
862Mon Apr 14 14:56:58 1997 Ian Lance Taylor <ian@cygnus.com>
863
864 * i386.h: Change the opcodes for fsubp, fsubrp, fdivp, and fdivrp
865 with no arguments to match that generated by the UnixWare
866 assembler.
867
868Thu Apr 10 14:35:00 1997 Doug Evans <dje@canuck.cygnus.com>
869
870 * cgen.h (<cpu>_cgen_assemble_insn): New arg for errmsg.
871 (cgen_parse_operand_fn): Declare.
872 (cgen_init_parse_operand): Declare.
873 (cgen_parse_operand): Renamed from cgen_asm_parse_operand,
874 new argument `want'.
875 (enum cgen_parse_operand_result): Renamed from cgen_asm_result.
876 (enum cgen_parse_operand_type): New enum.
877
878Sat Apr 5 13:14:05 1997 Ian Lance Taylor <ian@cygnus.com>
879
880 * i386.h: Revert last patch for the NON_BROKEN_OPCODES cases.
881
882Fri Apr 4 11:46:11 1997 Doug Evans <dje@canuck.cygnus.com>
883
884 * cgen.h: New file.
885
886Fri Apr 4 14:02:32 1997 Ian Lance Taylor <ian@cygnus.com>
887
888 * i386.h: Correct opcode values for fsubp, fsubrp, fdivp, and
889 fdivrp.
890
891Tue Mar 25 22:57:26 1997 Stu Grossman (grossman@critters.cygnus.com)
892
893 * v850.h (extract): Make unsigned.
894
895Mon Mar 24 14:38:15 1997 Ian Lance Taylor <ian@cygnus.com>
896
897 * i386.h: Add iclr.
898
899Thu Mar 20 19:49:10 1997 Ian Lance Taylor <ian@cygnus.com>
900
901 * i386.h: Change DW to W for cmpxchg and xadd, since they don't
902 take a direction bit.
903
904Sat Mar 15 19:03:29 1997 H.J. Lu <hjl@lucon.org>
905
906 * sparc.h (sparc_opcode_lookup_arch): Use full prototype.
907
908Fri Mar 14 15:22:01 1997 Ian Lance Taylor <ian@cygnus.com>
909
910 * sparc.h: Include <ansidecl.h>. Update function declarations to
911 use prototypes, and to use const when appropriate.
912
913Thu Mar 6 14:18:30 1997 Jeffrey A Law (law@cygnus.com)
914
915 * mn10300.h (MN10300_OPERAND_RELAX): Define.
916
917Mon Feb 24 15:15:56 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
918
919 * d10v.h: Change pre_defined_registers to
920 d10v_predefined_registers and reg_name_cnt to d10v_reg_name_cnt.
921
922Sat Feb 22 21:25:00 1997 Dawn Perchik <dawn@cygnus.com>
923
924 * mips.h: Add macros for cop0, cop1 cop2 and cop3.
925 Change mips_opcodes from const array to a pointer,
926 and change bfd_mips_num_opcodes from const int to int,
927 so that we can increase the size of the mips opcodes table
928 dynamically.
929
930Fri Feb 21 16:34:18 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
931
932 * d30v.h (FLAG_X): Remove unused flag.
933
934Tue Feb 18 17:37:20 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
935
936 * d30v.h: New file.
937
938Fri Feb 14 13:16:15 1997 Fred Fish <fnf@cygnus.com>
939
940 * tic80.h (PDS_NAME): Macro to access name field of predefined symbols.
941 (PDS_VALUE): Macro to access value field of predefined symbols.
942 (tic80_next_predefined_symbol): Add prototype.
943
944Mon Feb 10 10:32:17 1997 Fred Fish <fnf@cygnus.com>
945
946 * tic80.h (tic80_symbol_to_value): Change prototype to match
947 change in function, added class parameter.
948
949Thu Feb 6 17:30:15 1997 Fred Fish <fnf@cygnus.com>
950
951 * tic80.h (TIC80_OPERAND_ENDMASK): Add for flagging TIc80
952 endmask fields, which are somewhat weird in that 0 and 32 are
953 treated exactly the same.
954
955Thu Jan 30 13:46:18 1997 Fred Fish <fnf@cygnus.com>
956
957 * tic80.h: Change all the OPERAND defines to use the form (1 << X)
958 rather than a constant that is 2**X. Reorder them to put bits for
959 operands that have symbolic names in the upper bits, so they can
960 be packed into an int where the lower bits contain the value that
961 corresponds to that symbolic name.
962 (predefined_symbo): Add struct.
963 (tic80_predefined_symbols): Declare array of translations.
964 (tic80_num_predefined_symbols): Declare size of that array.
965 (tic80_value_to_symbol): Declare function.
966 (tic80_symbol_to_value): Declare function.
967
968Wed Jan 29 09:37:25 1997 Jeffrey A Law (law@cygnus.com)
969
970 * mn10200.h (MN10200_OPERAND_RELAX): Define.
971
972Sat Jan 18 15:18:59 1997 Fred Fish <fnf@cygnus.com>
973
974 * tic80.h (TIC80_NO_R0_DEST): Add for opcodes where r0 cannot
975 be the destination register.
976
977Thu Jan 16 20:48:55 1997 Fred Fish <fnf@cygnus.com>
978
979 * tic80.h (struct tic80_opcode): Change "format" field to "flags".
980 (FMT_UNUSED, FMT_SI, FMT_LI, FMT_REG): Delete.
981 (TIC80_VECTOR): Define a flag bit for the flags. This one means
982 that the opcode can have two vector instructions in a single
983 32 bit word and we have to encode/decode both.
984
985Tue Jan 14 19:37:09 1997 Fred Fish <fnf@cygnus.com>
986
987 * tic80.h (TIC80_OPERAND_PCREL): Renamed from
988 TIC80_OPERAND_RELATIVE for PC relative.
989 (TIC80_OPERAND_BASEREL): New flag bit for register
990 base relative.
991
992Mon Jan 13 15:56:38 1997 Fred Fish <fnf@cygnus.com>
993
994 * tic80.h (TIC80_OPERAND_FLOAT): Add for floating point operands.
995
996Mon Jan 6 10:51:15 1997 Fred Fish <fnf@cygnus.com>
997
998 * tic80.h (TIC80_OPERAND_SCALED): Operand may have optional
999 ":s" modifier for scaling.
1000
1001Sun Jan 5 12:12:19 1997 Fred Fish <fnf@cygnus.com>
1002
1003 * tic80.h (TIC80_OPERAND_M_SI): Add operand modifier for ":m".
1004 (TIC80_OPERAND_M_LI): Ditto
1005
1006Sat Jan 4 19:02:44 1997 Fred Fish <fnf@cygnus.com>
1007
1008 * tic80.h (TIC80_OPERAND_BITNUM): Renamed from TIC80_OPERAND_CC_SZ.
1009 (TIC80_OPERAND_CC): New define for condition code operand.
1010 (TIC80_OPERAND_CR): New define for control register operand.
1011
1012Fri Jan 3 16:22:23 1997 Fred Fish <fnf@cygnus.com>
1013
1014 * tic80.h (struct tic80_opcode): Name changed.
1015 (struct tic80_opcode): Remove format field.
1016 (struct tic80_operand): Add insertion and extraction functions.
1017 (TIC80_OPERAND_*): Remove old bogus values, start adding new
1018 correct ones.
1019 (FMT_*): Ditto.
1020
1021Tue Dec 31 15:05:41 1996 Michael Meissner <meissner@tiktok.cygnus.com>
1022
1023 * v850.h (V850_OPERAND_ADJUST_SHORT_MEMORY): New flag to adjust
1024 type IV instruction offsets.
1025
1026Fri Dec 27 22:23:10 1996 Fred Fish <fnf@cygnus.com>
1027
1028 * tic80.h: New file.
1029
1030Wed Dec 18 10:06:31 1996 Jeffrey A Law (law@cygnus.com)
1031
1032 * mn10200.h (MN10200_OPERAND_NOCHECK): Define.
1033
1034Sat Dec 14 10:48:31 1996 Fred Fish <fnf@ninemoons.com>
1035
1036 * mn10200.h: Fix comment, mn10200_operand not powerpc_operand.
1037 * mn10300.h: Fix comment, mn10300_operand not powerpc_operand.
1038 * v850.h: Fix comment, v850_operand not powerpc_operand.
1039
1040Mon Dec 9 16:45:39 1996 Jeffrey A Law (law@cygnus.com)
1041
1042 * mn10200.h: Flesh out structures and definitions needed by
1043 the mn10200 assembler & disassembler.
1044
1045Tue Nov 26 10:46:56 1996 Ian Lance Taylor <ian@cygnus.com>
1046
1047 * mips.h: Add mips16 definitions.
1048
1049Mon Nov 25 17:56:54 1996 J.T. Conklin <jtc@cygnus.com>
1050
1051 * m68k.h: Document new <, >, m, n, o and p operand specifiers.
1052
1053Wed Nov 20 10:59:41 1996 Jeffrey A Law (law@cygnus.com)
1054
1055 * mn10300.h (MN10300_OPERAND_PCREL): Define.
1056 (MN10300_OPERAND_MEMADDR): Define.
1057
1058Tue Nov 19 13:30:40 1996 Jeffrey A Law (law@cygnus.com)
1059
1060 * mn10300.h (MN10300_OPERAND_REG_LIST): Define.
1061
1062Wed Nov 6 13:41:08 1996 Jeffrey A Law (law@cygnus.com)
1063
1064 * mn10300.h (MN10300_OPERAND_SPLIT): Define.
1065
1066Tue Nov 5 13:26:12 1996 Jeffrey A Law (law@cygnus.com)
1067
1068 * mn10300.h (MN10300_OPERAND_EXTENDED): Define.
1069
1070Mon Nov 4 12:52:48 1996 Jeffrey A Law (law@cygnus.com)
1071
1072 * mn10300.h (MN10300_OPERAND_REPEATED): Define.
1073
1074Fri Nov 1 10:31:02 1996 Richard Henderson <rth@tamu.edu>
1075
1076 * alpha.h: Don't include "bfd.h"; private relocation types are now
1077 negative to minimize problems with shared libraries. Organize
1078 instruction subsets by AMASK extensions and PALcode
1079 implementation.
1080 (struct alpha_operand): Move flags slot for better packing.
1081
1082Tue Oct 29 12:19:10 1996 Jeffrey A Law (law@cygnus.com)
1083
1084 * v850.h (V850_OPERAND_RELAX): New operand flag.
1085
1086Thu Oct 10 14:29:11 1996 Jeffrey A Law (law@cygnus.com)
1087
1088 * mn10300.h (FMT_*): Move operand format definitions
1089 here.
1090
1091Tue Oct 8 14:48:07 1996 Jeffrey A Law (law@cygnus.com)
1092
1093 * mn10300.h (MN10300_OPERAND_PAREN): Define.
1094
1095Mon Oct 7 16:52:11 1996 Jeffrey A Law (law@cygnus.com)
1096
1097 * mn10300.h (mn10300_opcode): Add "format" field.
1098 (MN10300_OPERAND_*): Define.
1099
1100Thu Oct 3 10:33:46 1996 Jeffrey A Law (law@cygnus.com)
1101
1102 * mn10x00.h: Delete.
1103 * mn10200.h, mn10300.h: New files.
1104
1105Wed Oct 2 21:31:26 1996 Jeffrey A Law (law@cygnus.com)
1106
1107 * mn10x00.h: New file.
1108
1109Fri Sep 27 18:26:46 1996 Stu Grossman (grossman@critters.cygnus.com)
1110
1111 * v850.h: Add new flag to indicate this instruction uses a PC
1112 displacement.
1113
1114Fri Sep 13 14:58:13 1996 Jeffrey A Law (law@cygnus.com)
1115
1116 * h8300.h (stmac): Add missing instruction.
1117
1118Sat Aug 31 16:02:03 1996 Jeffrey A Law (law@cygnus.com)
1119
1120 * v850.h (v850_opcode): Remove "size" field. Add "memop"
1121 field.
1122
1123Fri Aug 23 10:39:08 1996 Jeffrey A Law (law@cygnus.com)
1124
1125 * v850.h (V850_OPERAND_EP): Define.
1126
1127 * v850.h (v850_opcode): Add size field.
1128
1129Thu Aug 22 16:51:25 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1130
1131 * v850.h (v850_operands): Add insert and extract fields, pointers
1132 to functions used to handle unusual operand encoding.
1133 (V850_OPERAND_REG, V850_OPERAND_SRG, V850_OPERAND_CC,
1134 V850_OPERAND_SIGNED): Defined.
1135
1136Wed Aug 21 17:45:10 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1137
1138 * v850.h (v850_operands): Add flags field.
1139 (OPERAND_REG, OPERAND_NUM): Defined.
1140
1141Tue Aug 20 14:52:02 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1142
1143 * v850.h: New file.
1144
1145Fri Aug 16 14:44:15 1996 James G. Smith <jsmith@cygnus.co.uk>
1146
1147 * mips.h (OP_SH_LOCC, OP_SH_HICC, OP_MASK_CC, OP_SH_COP1NORM,
1148 OP_MASK_COP1NORM, OP_SH_COP1SPEC, OP_MASK_COP1SPEC,
1149 OP_MASK_COP1SCLR, OP_MASK_COP1CMP, OP_SH_COP1CMP, OP_SH_FORMAT,
1150 OP_MASK_FORMAT, OP_SH_TRUE, OP_MASK_TRUE, OP_SH_GE, OP_MASK_GE,
1151 OP_SH_UNSIGNED, OP_MASK_UNSIGNED, OP_SH_HINT, OP_MASK_HINT):
1152 Defined.
1153
1154Fri Aug 16 00:15:15 1996 Jeffrey A Law (law@cygnus.com)
1155
1156 * hppa.h (pitlb, pitlbe, iitlba, iitlbp, fic, fice): Accept
1157 a 3 bit space id instead of a 2 bit space id.
1158
1159Thu Aug 15 13:11:46 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1160
1161 * d10v.h: Add some additional defines to support the
1162 assembler in determining which operations can be done in parallel.
1163
1164Tue Aug 6 11:13:22 1996 Jeffrey A Law (law@cygnus.com)
1165
1166 * h8300.h (SN): Define.
1167 (eepmov.b): Renamed from "eepmov"
1168 (nop, bpt, rte, rts, sleep, clrmac): These have no size associated
1169 with them.
1170
1171Fri Jul 26 11:47:10 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1172
1173 * d10v.h (OPERAND_SHIFT): New operand flag.
1174
1175Thu Jul 25 12:06:22 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1176
1177 * d10v.h: Changes for divs, parallel-only instructions, and
1178 signed numbers.
1179
1180Mon Jul 22 11:21:15 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1181
1182 * d10v.h (pd_reg): Define. Putting the definition here allows
1183 the assembler and disassembler to share the same struct.
1184
1185Mon Jul 22 12:15:25 1996 Ian Lance Taylor <ian@cygnus.com>
1186
1187 * i960.h (i960_opcodes): "halt" takes an argument. From Stephen
1188 Williams <steve@icarus.com>.
1189
1190Wed Jul 17 14:46:38 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1191
1192 * d10v.h: New file.
1193
1194Thu Jul 11 12:09:15 1996 Jeffrey A Law (law@cygnus.com)
1195
1196 * h8300.h (band, bclr): Force high bit of immediate nibble to zero.
1197
1198Wed Jul 3 14:30:12 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1199
1200 * m68k.h (mcf5200): New macro.
1201 Document names of coldfire control registers.
1202
1203Tue Jul 2 23:05:45 1996 Jeffrey A Law (law@cygnus.com)
1204
1205 * h8300.h (SRC_IN_DST): Define.
1206
1207 * h8300.h (UNOP3): Mark the register operand in this insn
1208 as a source operand, not a destination operand.
1209 (SHIFT_2, SHIFT_IMM): Remove. Eliminate all references.
1210 (UNOP3): Change SHIFT_IMM to IMM for H8/S bitops. Mark
1211 register operand with SRC_IN_DST.
1212
1213Fri Jun 21 13:52:17 1996 Richard Henderson <rth@tamu.edu>
1214
1215 * alpha.h: New file.
1216
1217Thu Jun 20 15:02:57 1996 Ian Lance Taylor <ian@cygnus.com>
1218
1219 * rs6k.h: Remove obsolete file.
1220
1221Wed Jun 19 15:29:38 1996 Ian Lance Taylor <ian@cygnus.com>
1222
1223 * i386.h: Correct opcode values for faddp, fsubp, fsubrp, fmulp,
1224 fdivp, and fdivrp. Add ffreep.
1225
1226Tue Jun 18 16:06:00 1996 Jeffrey A. Law <law@rtl.cygnus.com>
1227
1228 * h8300.h: Reorder various #defines for readability.
1229 (ABS32SRC, ABS32DST, DSP32LIST, ABS32LIST, A32LIST): Define.
1230 (BITOP): Accept additional (unused) argument. All callers changed.
1231 (EBITOP): Likewise.
1232 (O_LAST): Bump.
1233 (ldc, stc, movb, movw, movl): Use 32bit offsets and absolutes.
1234
1235 * h8300.h (EXR, SHIFT_2, MACREG, SHIFT_IMM, RDINC): Define.
1236 (O_TAS, O_CLRMAC, O_LDMAC, O_MAC, O_LDM, O_STM): Define.
1237 (BITOP, EBITOP): Handle new H8/S addressing modes for
1238 bit insns.
1239 (UNOP3): Handle new shift/rotate insns on the H8/S.
1240 (insns using exr): New instructions.
1241 (tas, mac, ldmac, clrmac, ldm, stm): New instructions.
1242
1243Thu May 23 16:56:48 1996 Jeffrey A Law (law@cygnus.com)
1244
1245 * h8300.h (add.l): Undo Apr 5th change. The manual I had
1246 was incorrect.
1247
1248Mon May 6 23:38:22 1996 Jeffrey A Law (law@cygnus.com)
1249
1250 * h8300.h (START): Remove.
1251 (MEMRELAX): Define. Mark absolute memory operands in mov.b, mov.w
1252 and mov.l insns that can be relaxed.
1253
1254Tue Apr 30 18:30:58 1996 Ian Lance Taylor <ian@cygnus.com>
1255
1256 * i386.h: Remove Abs32 from lcall.
1257
1258Mon Apr 22 17:09:23 1996 Doug Evans <dje@blues.cygnus.com>
1259
1260 * sparc.h (SPARC_OPCODE_ARCH_V9_P): New macro.
1261 (SLCPOP): New macro.
1262 Mark X,Y opcode letters as in use.
1263
1264Thu Apr 11 17:28:18 1996 Ian Lance Taylor <ian@cygnus.com>
1265
1266 * sparc.h (F_FLOAT, F_FBR): Define.
1267
1268Fri Apr 5 16:55:34 1996 Jeffrey A Law (law@cygnus.com)
1269
1270 * h8300.h (ABS8MEM): Renamed from ABSMOV. Remove ABSMOV
1271 from all insns.
1272 (ABS8SRC,ABS8DST): Add ABS8MEM.
1273 (add.l): Fix reg+reg variant.
1274 (eepmov.w): Renamed from eepmovw.
1275 (ldc,stc): Fix many cases.
1276
1277Sun Mar 31 13:30:03 1996 Doug Evans <dje@canuck.cygnus.com>
1278
1279 * sparc.h (SPARC_OPCODE_ARCH_MASK): New macro.
1280
1281Thu Mar 7 15:08:23 1996 Doug Evans <dje@charmed.cygnus.com>
1282
1283 * sparc.h (O): Mark operand letter as in use.
1284
1285Tue Feb 20 20:46:21 1996 Doug Evans <dje@charmed.cygnus.com>
1286
1287 * sparc.h (sparc_{encode,decode}_sparclet_cpreg): Declare.
1288 Mark operand letters uU as in use.
1289
1290Mon Feb 19 01:59:08 1996 Doug Evans <dje@charmed.cygnus.com>
1291
1292 * sparc.h (sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_SPARCLET.
1293 (sparc_opcode_arch): Delete member `conflicts'. Add `supported'.
1294 (SPARC_OPCODE_SUPPORTED): New macro.
1295 (SPARC_OPCODE_CONFLICT_P): Rewrite.
1296 (F_NOTV9): Delete.
1297
1298Fri Feb 16 12:23:34 1996 Jeffrey A Law (law@cygnus.com)
1299
1300 * sparc.h (sparc_opcode_lookup_arch) Make return type in
1301 declaration consistent with return type in definition.
1302
1303Wed Feb 14 18:14:11 1996 Alan Modra <alan@spri.levels.unisa.edu.au>
1304
1305 * i386.h (i386_optab): Remove Data32 from pushf and popf.
1306
1307Thu Feb 8 14:27:21 1996 James Carlson <carlson@xylogics.com>
1308
1309 * i386.h (i386_regtab): Add 80486 test registers.
1310
1311Mon Feb 5 18:35:46 1996 Ian Lance Taylor <ian@cygnus.com>
1312
1313 * i960.h (I_HX): Define.
1314 (i960_opcodes): Add HX instruction.
1315
1316Mon Jan 29 12:43:39 1996 Ken Raeburn <raeburn@cygnus.com>
1317
1318 * i386.h: Fix waiting forms of finit, fstenv, fsave, fstsw, fstcw,
1319 and fclex.
1320
1321Wed Jan 24 22:36:59 1996 Doug Evans <dje@charmed.cygnus.com>
1322
1323 * sparc.h (enum sparc_opcode_arch_val): Replaces sparc_architecture.
1324 (SPARC_OPCODE_CONFLICT_P): Renamed from ARCHITECTURES_CONFLICT_P.
1325 (bfd_* defines): Delete.
1326 (sparc_opcode_archs): Replaces architecture_pname.
1327 (sparc_opcode_lookup_arch): Declare.
1328 (NUMOPCODES): Delete.
1329
1330Mon Jan 22 08:24:32 1996 Doug Evans <dje@charmed.cygnus.com>
1331
1332 * sparc.h (enum sparc_architecture): Add v9a.
1333 (ARCHITECTURES_CONFLICT_P): Update.
1334
1335Thu Dec 28 13:27:53 1995 John Hassey <hassey@rtp.dg.com>
1336
1337 * i386.h: Added Pentium Pro instructions.
1338
1339Thu Nov 2 22:59:22 1995 Ian Lance Taylor <ian@cygnus.com>
1340
1341 * m68k.h: Document new 'W' operand place.
1342
1343Tue Oct 24 10:49:10 1995 Jeffrey A Law (law@cygnus.com)
1344
1345 * hppa.h: Add lci and syncdma instructions.
1346
1347Mon Oct 23 11:09:16 1995 James G. Smith <jsmith@pasanda.cygnus.co.uk>
1348
1349 * mips.h: Added INSN_4100 flag to mark NEC VR4100 specific
1350 instructions.
1351
1352Mon Oct 16 10:28:15 1995 Michael Meissner <meissner@tiktok.cygnus.com>
1353
1354 * ppc.h (PPC_OPCODE_{COMMON,ANY}): New opcode flags for
1355 assembler's -mcom and -many switches.
1356
1357Wed Oct 11 16:56:33 1995 Ken Raeburn <raeburn@cygnus.com>
1358
1359 * i386.h: Fix cmpxchg8b extension opcode description.
1360
1361Thu Oct 5 18:03:36 1995 Ken Raeburn <raeburn@cygnus.com>
1362
1363 * i386.h: Add Pentium instructions wrmsr, rdtsc, rdmsr, cmpxchg8b,
1364 and register cr4.
1365
1366Tue Sep 19 15:26:43 1995 Ian Lance Taylor <ian@cygnus.com>
1367
1368 * m68k.h: Change comment: split type P into types 0, 1 and 2.
1369
1370Wed Aug 30 13:50:55 1995 Doug Evans <dje@canuck.cygnus.com>
1371
1372 * sparc.h (sparc_{encode,decode}_prefetch): Declare.
1373
1374Tue Aug 29 15:34:58 1995 Doug Evans <dje@canuck.cygnus.com>
1375
1376 * sparc.h (sparc_{encode,decode}_{asi,membar}): Declare.
1377
1378Wed Aug 2 18:32:19 1995 Ian Lance Taylor <ian@cygnus.com>
1379
1380 * m68kmri.h: Remove.
1381
1382 * m68k.h: Move tables into opcodes/m68k-opc.c, leaving just the
1383 declarations. Remove F_ALIAS and flag field of struct
1384 m68k_opcode. Change arch field of struct m68k_opcode to unsigned
1385 int. Make name and args fields of struct m68k_opcode const.
1386
1387Wed Aug 2 08:16:46 1995 Doug Evans <dje@canuck.cygnus.com>
1388
1389 * sparc.h (F_NOTV9): Define.
1390
1391Tue Jul 11 14:20:42 1995 Jeff Spiegel <jeffs@lsil.com>
1392
1393 * mips.h (INSN_4010): Define.
1394
1395Wed Jun 21 18:49:51 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1396
1397 * m68k.h (TBL1): Reverse sense of "round" argument in result.
1398
1399 Changes from Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>:
1400 * m68k.h: Fix argument descriptions of coprocessor
1401 instructions to allow only alterable operands where appropriate.
1402 [!NO_DEFAULT_SIZES]: An omitted size defaults to `w'.
1403 (m68k_opcode_aliases): Add more aliases.
1404
1405Fri Apr 14 22:15:34 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1406
1407 * m68k.h: Added explcitly short-sized conditional branches, and a
1408 bunch of aliases (fmov*, ftest*, tdivul) to support gcc's
1409 svr4-based configurations.
1410
1411Mon Mar 13 21:30:01 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1412
1413 Mon Feb 27 08:36:39 1995 Bryan Ford <baford@cs.utah.edu>
1414 * i386.h: added missing Data16/Data32 flags to a few instructions.
1415
1416Wed Mar 8 15:19:53 1995 Ian Lance Taylor <ian@cygnus.com>
1417
1418 * mips.h (OP_MASK_FR, OP_SH_FR): Define.
1419 (OP_MASK_BCC, OP_SH_BCC): Define.
1420 (OP_MASK_PREFX, OP_SH_PREFX): Define.
1421 (OP_MASK_CCC, OP_SH_CCC): Define.
1422 (INSN_READ_FPR_R): Define.
1423 (INSN_RFE): Delete.
1424
1425Wed Mar 8 03:13:23 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1426
1427 * m68k.h (enum m68k_architecture): Deleted.
1428 (struct m68k_opcode_alias): New type.
1429 (m68k_opcodes): Now const. Deleted opcode aliases with exactly
1430 matching constraints, values and flags. As a side effect of this,
1431 the MOTOROLA_SYNTAX_ONLY and MIT_SYNTAX_ONLY macros, which so far
1432 as I know were never used, now may need re-examining.
1433 (numopcodes): Now const.
1434 (m68k_opcode_aliases, numaliases): New variables.
1435 (endop): Deleted.
1436 [DONT_DEFINE_TABLE]: Declare numopcodes, numaliases, and
1437 m68k_opcode_aliases; update declaration of m68k_opcodes.
1438
1439Mon Mar 6 10:02:00 1995 Jeff Law (law@snake.cs.utah.edu)
1440
1441 * hppa.h (delay_type): Delete unused enumeration.
1442 (pa_opcode): Replace unused delayed field with an architecture
1443 field.
1444 (pa_opcodes): Mark each instruction as either PA1.0 or PA1.1.
1445
1446Fri Mar 3 16:10:24 1995 Ian Lance Taylor <ian@cygnus.com>
1447
1448 * mips.h (INSN_ISA4): Define.
1449
1450Fri Feb 24 19:13:37 1995 Ian Lance Taylor <ian@cygnus.com>
1451
1452 * mips.h (M_DLA_AB, M_DLI): Define.
1453
1454Thu Feb 23 17:33:09 1995 Jeff Law (law@snake.cs.utah.edu)
1455
1456 * hppa.h (fstwx): Fix single-bit error.
1457
1458Wed Feb 15 12:19:52 1995 Ian Lance Taylor <ian@cygnus.com>
1459
1460 * mips.h (M_ULD, M_ULD_A, M_USD, M_USD_A): Define.
1461
1462Mon Feb 6 10:35:23 1995 J.T. Conklin <jtc@rtl.cygnus.com>
1463
1464 * i386.h: added cpuid instruction , and dr[0-7] aliases for the
1465 debug registers. From Charles Hannum (mycroft@netbsd.org).
1466
1467Mon Feb 6 03:31:54 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1468
1469 Changes from Bryan Ford <baford@schirf.cs.utah.edu> for 16-bit
1470 i386 support:
1471 * i386.h (MOV_AX_DISP32): New macro.
1472 (i386_optab): Added Data16 and Data32 as needed. Added "w" forms
1473 of several call/return instructions.
1474 (ADDR_PREFIX_OPCODE): New macro.
1475
1476Mon Jan 23 16:45:43 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1477
1478 Sat Jan 21 17:50:38 1995 Pat Rankin (rankin@eql.caltech.edu)
1479
1480 * ../include/opcode/vax.h (struct vot_wot, field `args'): make
1481 it pointer to const char;
1482 (struct vot, field `name'): ditto.
1483
1484Thu Jan 19 14:47:53 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1485
1486 * vax.h: Supply and properly group all values in end sentinel.
1487
1488Tue Jan 17 10:55:30 1995 Ian Lance Taylor <ian@sanguine.cygnus.com>
1489
1490 * mips.h (INSN_ISA, INSN_4650): Define.
1491
1492Wed Oct 19 13:34:17 1994 Ian Lance Taylor <ian@sanguine.cygnus.com>
1493
1494 * a29k.h: Add operand type 'I' for `inv' and `iretinv'. On
1495 systems with a separate instruction and data cache, such as the
1496 29040, these instructions take an optional argument.
1497
1498Wed Sep 14 17:44:20 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1499
1500 * mips.h (INSN_STORE_MEMORY): Correct value to not conflict with
1501 INSN_TRAP.
1502
1503Tue Sep 6 11:39:08 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1504
1505 * mips.h (INSN_STORE_MEMORY): Define.
1506
1507Thu Jul 28 19:28:07 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1508
1509 * sparc.h: Document new operand type 'x'.
1510
1511Tue Jul 26 17:48:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1512
1513 * i960.h (I_CX2): New instruction category. It includes
1514 instructions available on Cx and Jx processors.
1515 (I_JX): New instruction category, for JX-only instructions.
1516 (i960_opcodes): Put eshro and sysctl in I_CX2 category. Added
1517 Jx-only instructions, in I_JX category.
1518
1519Wed Jul 13 18:43:47 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1520
1521 * ns32k.h (endop): Made pointer const too.
1522
1523Sun Jul 10 11:01:09 1994 Ian Dall (dall@hfrd.dsto.gov.au)
1524
1525 * ns32k.h: Drop Q operand type as there is no correct use
1526 for it. Add I and Z operand types which allow better checking.
1527
1528Thu Jul 7 12:34:48 1994 Steve Chamberlain (sac@jonny.cygnus.com)
1529
1530 * h8300.h (xor.l) :fix bit pattern.
1531 (L_2): New size of operand.
1532 (trapa): Use it.
1533
1534Fri Jun 10 16:38:11 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1535
1536 * m68k.h: Move "trap" before "tpcc" to change disassembly.
1537
1538Fri Jun 3 15:57:36 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1539
1540 * sparc.h: Include v9 definitions.
1541
1542Thu Jun 2 12:23:17 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1543
1544 * m68k.h (m68060): Defined.
1545 (m68040up, mfloat, mmmu): Include it.
1546 (struct m68k_opcode): Widen `arch' field.
1547 (m68k_opcodes): Updated for M68060. Removed comments that were
1548 instructions commented out by "JF" years ago.
1549
1550Thu Apr 28 18:31:14 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1551
1552 * m68k.h (struct m68k_opcode): Shorten `arch' field to 8 bits, and
1553 add a one-bit `flags' field.
1554 (F_ALIAS): New macro.
1555
1556Wed Apr 27 11:29:52 1994 Steve Chamberlain (sac@cygnus.com)
1557
1558 * h8300.h (dec, inc): Get encoding right.
1559
1560Mon Apr 4 13:12:43 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1561
1562 * ppc.h (struct powerpc_operand): Removed signedp field; just use
1563 a flag instead.
1564 (PPC_OPERAND_SIGNED): Define.
1565 (PPC_OPERAND_SIGNOPT): Define.
1566
1567Thu Mar 31 19:34:08 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1568
1569 * i386.h (IS_JUMP_ON_ECX_ZERO, "jcxz" pattern): Operand size
1570 prefix is 0x66, not 0x67. Patch from H.J. Lu (hlu@nynexst.com).
1571
1572Thu Mar 3 15:51:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1573
1574 * i386.h: Reverse last change. It'll be handled in gas instead.
1575
1576Thu Feb 24 15:29:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1577
1578 * i386.h (sar): Disabled the two-operand Imm1 form, since it was
1579 slower on the 486 and used the implicit shift count despite the
1580 explicit operand. The one-operand form is still available to get
1581 the shorter form with the implicit shift count.
1582
1583Thu Feb 17 12:27:52 1994 Torbjorn Granlund (tege@mexican.cygnus.com)
1584
1585 * hppa.h: Fix typo in fstws arg string.
1586
1587Wed Feb 9 21:23:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1588
1589 * ppc.h (struct powerpc_opcode): Make operands field unsigned.
1590
1591Mon Feb 7 19:14:58 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1592
1593 * ppc.h (PPC_OPCODE_601): Define.
1594
1595Fri Feb 4 23:43:50 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1596
1597 * hppa.h (addb): Use '@' for addb and addib pseudo ops.
1598 (so we can determine valid completers for both addb and addb[tf].)
1599
1600 * hppa.h (xmpyu): No floating point format specifier for the
1601 xmpyu instruction.
1602
1603Fri Feb 4 23:36:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1604
1605 * ppc.h (PPC_OPERAND_NEXT): Define.
1606 (PPC_OPERAND_NEGATIVE): Change value to make room for above.
1607 (struct powerpc_macro): Define.
1608 (powerpc_macros, powerpc_num_macros): Declare.
1609
1610Fri Jan 21 19:13:50 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1611
1612 * ppc.h: New file. Header file for PowerPC opcode table.
1613
1614Mon Jan 17 00:14:23 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1615
1616 * hppa.h: More minor template fixes for sfu and copr (to allow
1617 for easier disassembly).
1618
1619 * hppa.h: Fix templates for all the sfu and copr instructions.
1620
1621Wed Dec 15 15:12:42 1993 Ken Raeburn (raeburn@cujo.cygnus.com)
1622
1623 * i386.h (push): Permit Imm16 operand too.
1624
1625Sat Dec 11 16:14:06 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1626
1627 * h8300.h (andc): Exists in base arch.
1628
1629Wed Dec 1 12:15:32 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1630
1631 * From Hisashi MINAMINO <minamino@sramhc.sra.co.jp>
1632 * hppa.h: #undef NONE to avoid conflict with hiux include files.
1633
1634Sun Nov 21 22:06:57 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1635
1636 * hppa.h: Add FP quadword store instructions.
1637
1638Wed Nov 17 17:13:16 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1639
1640 * mips.h: (M_J_A): Added.
1641 (M_LA): Removed.
1642
1643Mon Nov 8 12:12:47 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1644
1645 * mips.h (OP_MASK_CACHE, OP_SH_CACHE): Define. From Ted Lemon
1646 <mellon@pepper.ncd.com>.
1647
1648Sun Nov 7 00:30:11 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1649
1650 * hppa.h: Immediate field in probei instructions is unsigned,
1651 not low-sign extended.
1652
1653Wed Nov 3 10:30:00 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1654
1655 * m88k.h (RRI10MASK): Change from 0xfc00ffe0 to 0xfc00fc00.
1656
1657Tue Nov 2 12:41:30 1993 Ken Raeburn (raeburn@rover.cygnus.com)
1658
1659 * i386.h: Add "fxch" without operand.
1660
1661Mon Nov 1 18:13:03 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1662
1663 * mips.h (M_JAL_1, M_JAL_2, M_JAL_A): Added.
1664
1665Sat Oct 2 22:26:11 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1666
1667 * hppa.h: Add gfw and gfr to the opcode table.
1668
1669Wed Sep 29 16:23:00 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1670
1671 * m88k.h: extended to handle m88110.
1672
1673Tue Sep 28 19:19:08 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1674
1675 * hppa.h (be, ble): Use operand type 'z' to denote absolute branch
1676 addresses.
1677
1678Tue Sep 14 14:04:35 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1679
1680 * i960.h (i960_opcodes): Properly bracket initializers.
1681
1682Mon Sep 13 12:50:52 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1683
1684 * m88k.h (BOFLAG): rewrite to avoid nested comment.
1685
1686Mon Sep 13 15:46:06 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1687
1688 * m68k.h (two): Protect second argument with parentheses.
1689
1690Fri Sep 10 16:29:47 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1691
1692 * i386.h (i386_optab): Added new instruction "rsm" (for i386sl).
1693 Deleted old in/out instructions in "#if 0" section.
1694
1695Thu Sep 9 17:42:19 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1696
1697 * i386.h (i386_optab): Properly bracket initializers.
1698
1699Wed Aug 25 13:50:56 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1700
1701 * hppa.h (pa_opcode): Use '|' for movb and movib insns. (From
1702 Jeff Law, law@cs.utah.edu).
1703
1704Mon Aug 23 16:55:03 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1705
1706 * i386.h (lcall): Accept Imm32 operand also.
1707
1708Mon Aug 23 12:43:11 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1709
1710 * mips.h (M_ABSU): Removed (absolute value of unsigned number??).
1711 (M_DABS): Added.
1712
1713Thu Aug 19 15:08:37 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1714
1715 * mips.h (INSN_*): Changed values. Removed unused definitions.
1716 Added INSN_COND_BRANCH_LIKELY, INSN_ISA2 and INSN_ISA3. Split
1717 INSN_LOAD_DELAY into INSN_LOAD_MEMORY_DELAY and
1718 INSN_LOAD_COPROC_DELAY. Split INSN_COPROC_DELAY into
1719 INSN_COPROC_MOVE_DELAY and INSN_COPROC_MEMORY_DELAY.
1720 (M_*): Added new values for r6000 and r4000 macros.
1721 (ANY_DELAY): Removed.
1722
1723Wed Aug 18 15:37:48 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1724
1725 * mips.h: Added M_LI_S and M_LI_SS.
1726
1727Tue Aug 17 07:08:08 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1728
1729 * h8300.h: Get some rare mov.bs correct.
1730
1731Thu Aug 5 09:15:17 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1732
1733 * sparc.h: Don't define const ourself; rely on ansidecl.h having
1734 been included.
1735
1736Fri Jul 30 18:41:11 1993 John Gilmore (gnu@cygnus.com)
1737
1738 * sparc.h (F_JSR, F_UNBR, F_CONDBR): Add new flags to mark
1739 jump instructions, for use in disassemblers.
1740
1741Thu Jul 22 07:25:27 1993 Ian Lance Taylor (ian@cygnus.com)
1742
1743 * m88k.h: Make bitfields just unsigned, not unsigned long or
1744 unsigned short.
1745
1746Wed Jul 21 11:55:31 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1747
1748 * hppa.h: New argument type 'y'. Use in various float instructions.
1749
1750Mon Jul 19 17:17:03 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1751
1752 * hppa.h (break): First immediate field is unsigned.
1753
1754 * hppa.h: Add rfir instruction.
1755
1756Sun Jul 18 16:28:08 1993 Jim Kingdon (kingdon@rtl.cygnus.com)
1757
1758 * mips.h: Split the actual table out into ../../opcodes/mips-opc.c.
1759
1760Fri Jul 16 09:59:29 1993 Ian Lance Taylor (ian@cygnus.com)
1761
1762 * mips.h: Reworked the hazard information somewhat, and fixed some
1763 bugs in the instruction hazard descriptions.
1764
1765Thu Jul 15 12:42:01 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1766
1767 * m88k.h: Corrected a couple of opcodes.
1768
1769Tue Jul 6 15:17:35 1993 Ian Lance Taylor (ian@cygnus.com)
1770
1771 * mips.h: Replaced with version from Ralph Campbell and OSF. The
1772 new version includes instruction hazard information, but is
1773 otherwise reasonably similar.
1774
1775Thu Jul 1 20:36:17 1993 Doug Evans (dje@canuck.cygnus.com)
1776
1777 * h8300.h: Fix typo in UNOP3 (affected sh[al][lr].l).
1778
1779Fri Jun 11 18:38:44 1993 Ken Raeburn (raeburn@cygnus.com)
1780
1781 Patches from Jeff Law, law@cs.utah.edu:
1782 * hppa.h: Clean up some of the OLD_TABLE, non-OLD_TABLE braindamage.
1783 Make the tables be the same for the following instructions:
1784 "bb", "addb[tf]", "addib[tf]", "add", "add[loc]", "addco",
1785 "sh[123]add", "sh[123]add[lo]", "sub", "sub[obt]", "sub[bt]o",
1786 "ds", "comclr", "addi", "addi[ot]", "addito", "subi", "subio",
1787 "comiclr", "fadd", "fsub", "fmpy", "fdiv", "fsqrt", "fabs",
1788 "frnd", "fcpy", "fcnvff", "fcnvxf", "fcnvfx", "fcnvfxt",
1789 "fcmp", and "ftest".
1790
1791 * hppa.h: Make new and old tables the same for "break", "mtctl",
1792 "mfctl", "bb", "ssm", "rsm", "xmpyu", "fmpyadd", "fmpysub".
1793 Fix typo in last patch. Collapse several #ifdefs into a
1794 single #ifdef.
1795
1796 * hppa.h: Delete remaining OLD_TABLE code. Bring some
1797 of the comments up-to-date.
1798
1799 * hppa.h: Update "free list" of letters and update
1800 comments describing each letter's function.
1801
1802Fri Jun 4 15:41:37 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1803
1804 * h8300.h: checkpoint, includes H8/300-H opcodes.
1805
1806Thu Jun 3 15:42:59 1993 Stu Grossman (grossman@cygnus.com)
1807
1808 * Patches from Jeffrey Law <law@cs.utah.edu>.
1809 * hppa.h: Rework single precision FP
1810 instructions so that they correctly disassemble code
1811 PA1.1 code.
1812
1813Thu May 27 19:21:22 1993 Bruce Bauman (boot@osf.org)
1814
1815 * i386.h (i386_optab, mov pattern): Remove Mem16 restriction from
1816 mov to allow instructions like mov ss,xyz(ecx) to assemble.
1817
1818Tue May 25 00:39:40 1993 Ken Raeburn (raeburn@cygnus.com)
1819
1820 * hppa.h: Use new version from Utah if OLD_TABLE isn't defined;
1821 gdb will define it for now.
1822
1823Mon May 24 15:20:06 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1824
1825 * sparc.h: Don't end enumerator list with comma.
1826
1827Fri May 14 15:15:50 1993 Ian Lance Taylor (ian@cygnus.com)
1828
1829 * Based on patches from davidj@ICSI.Berkeley.EDU (David Johnson):
1830 * mips.h (OP_MASK_COPZ, OP_SH_COPZ): Define.
1831 ("bc2t"): Correct typo.
1832 ("[ls]wc[023]"): Use T rather than t.
1833 ("c[0123]"): Define general coprocessor instructions.
1834
1835Mon May 10 06:02:25 1993 Ken Raeburn (raeburn@kr-pc.cygnus.com)
1836
1837 * m68k.h: Move split point for gcc compilation more towards
1838 middle.
1839
1840Fri Apr 9 13:26:16 1993 Jim Kingdon (kingdon@cygnus.com)
1841
1842 * rs6k.h: Clean up instructions for primary opcode 19 (many were
1843 simply wrong, ics, rfi, & rfsvc were missing).
1844 Add "a" to opr_ext for "bb". Doc fix.
1845
1846Thu Mar 18 13:45:31 1993 Per Bothner (bothner@rtl.cygnus.com)
1847
1848 * i386.h: 486 extensions from John Hassey (hassey@dg-rtp.dg.com).
1849 * mips.h: Add casts, to suppress warnings about shifting too much.
1850 * m68k.h: Document the placement code '9'.
1851
1852Thu Feb 18 02:03:14 1993 John Gilmore (gnu@cygnus.com)
1853
1854 * m68k.h (BREAK_UP_BIG_DECL, AND_OTHER_PART): Add kludge which
1855 allows callers to break up the large initialized struct full of
1856 opcodes into two half-sized ones. This permits GCC to compile
1857 this module, since it takes exponential space for initializers.
1858 (numopcodes, endop): Revise to use AND_OTHER_PART in size calcs.
1859
1860Thu Feb 4 02:06:56 1993 John Gilmore (gnu@cygnus.com)
1861
1862 * a29k.h: Remove RCS crud, update GPL to v2, update copyrights.
1863 * convex.h: Added, from GDB's convx-opcode.h. Added CONST to all
1864 initialized structs in it.
1865
1866Thu Jan 28 21:32:22 1993 John Gilmore (gnu@cygnus.com)
1867
1868 Delta 88 changes inspired by Carl Greco, <cgreco@Creighton.Edu>:
1869 * m88k.h (PMEM): Avoid previous definition from <sys/param.h>.
1870 (AND): Change to AND_ to avoid ansidecl.h `AND' conflict.
1871
1872Sat Jan 23 18:10:49 PST 1993 Ralph Campbell (ralphc@pyramid.com)
1873
1874 * mips.h: document "i" and "j" operands correctly.
1875
1876Thu Jan 7 15:58:13 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1877
1878 * mips.h: Removed endianness dependency.
1879
1880Sun Jan 3 14:13:35 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1881
1882 * h8300.h: include info on number of cycles per instruction.
1883
1884Mon Dec 21 21:29:08 1992 Stu Grossman (grossman at cygnus.com)
1885
1886 * hppa.h: Move handy aliases to the front. Fix masks for extract
1887 and deposit instructions.
1888
1889Sat Dec 12 16:09:48 1992 Ian Lance Taylor (ian@cygnus.com)
1890
1891 * i386.h: accept shld and shrd both with and without the shift
1892 count argument, which is always %cl.
1893
1894Fri Nov 27 17:13:18 1992 Ken Raeburn (raeburn at cygnus.com)
1895
1896 * i386.h (i386_optab_end, i386_regtab_end): Now const.
1897 (one_byte_segment_defaults, two_byte_segment_defaults,
1898 i386_prefixtab_end): Ditto.
1899
1900Mon Nov 23 10:47:25 1992 Ken Raeburn (raeburn@cygnus.com)
1901
1902 * vax.h (bb*): Use "v" (bitfield type), not "a" (address operand)
1903 for operand 2; from John Carr, jfc@dsg.dec.com.
1904
1905Wed Nov 4 07:36:49 1992 Ken Raeburn (raeburn@cygnus.com)
1906
1907 * m68k.h: Define FIXED_SIZE_BRANCH, so bsr and bra instructions
1908 always use 16-bit offsets. Makes calculated-size jump tables
1909 feasible.
1910
1911Fri Oct 16 22:52:43 1992 Ken Raeburn (raeburn@cygnus.com)
1912
1913 * i386.h: Fix one-operand forms of in* and out* patterns.
1914
1915Tue Sep 22 14:08:14 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
1916
1917 * m68k.h: Added CPU32 support.
1918
1919Tue Sep 22 00:38:41 1992 John Gilmore (gnu@cygnus.com)
1920
1921 * mips.h (break): Disassemble the argument. Patch from
1922 jonathan@cs.stanford.edu (Jonathan Stone).
1923
1924Wed Sep 9 11:25:28 1992 Ian Lance Taylor (ian@cygnus.com)
1925
1926 * m68k.h: merged Motorola and MIT syntax.
1927
1928Thu Sep 3 09:33:22 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1929
1930 * m68k.h (pmove): make the tests less strict, the 68k book is
1931 wrong.
1932
1933Tue Aug 25 23:25:19 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
1934
1935 * m68k.h (m68ec030): Defined as alias for 68030.
1936 (m68k_opcodes): New type characters "3" for 68030 MMU regs and "t"
1937 for immediate 0-7 added. Set up some opcodes (ptest, bkpt) to use
1938 them. Tightened description of "fmovex" to distinguish it from
1939 some "pmove" encodings. Added "pmove" for 68030 MMU regs, cleaned
1940 up descriptions that claimed versions were available for chips not
1941 supporting them. Added "pmovefd".
1942
1943Mon Aug 24 12:04:51 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1944
1945 * m68k.h: fix where the . goes in divull
1946
1947Wed Aug 19 11:22:24 1992 Ian Lance Taylor (ian@cygnus.com)
1948
1949 * m68k.h: the cas2 instruction is supposed to be written with
1950 indirection on the last two operands, which can be either data or
1951 address registers. Added a new operand type 'r' which accepts
1952 either register type. Added new cases for cas2l and cas2w which
1953 use them. Corrected masks for cas2 which failed to recognize use
1954 of address register.
1955
1956Fri Aug 14 14:20:38 1992 Per Bothner (bothner@cygnus.com)
1957
1958 * m68k.h: Merged in patches (mostly m68040-specific) from
1959 Colin Smith <colin@wrs.com>.
1960
1961 * m68k.h: Merged m68kmri.h and m68k.h (using the former as a
1962 base). Also cleaned up duplicates, re-ordered instructions for
1963 the sake of dis-assembling (so aliases come after standard names).
1964 * m68kmri.h: Now just defines some macros, and #includes m68k.h.
1965
1966Wed Aug 12 16:38:15 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1967
1968 * m68kmri.h: added various opcodes. Moved jbxx to bxxes. Filled in
1969 all missing .s
1970
1971Mon Aug 10 23:22:33 1992 Ken Raeburn (raeburn@cygnus.com)
1972
1973 * sparc.h: Moved tables to BFD library.
1974
1975 * i386.h (i386_optab): Add fildq, fistpq aliases used by gcc.
1976
1977Sun Jun 28 13:29:03 1992 Fred Fish (fnf@cygnus.com)
1978
1979 * h8300.h: Finish filling in all the holes in the opcode table,
1980 so that the Lucid C compiler can digest this as well...
1981
1982Fri Jun 26 21:27:17 1992 John Gilmore (gnu at cygnus.com)
1983
1984 * i386.h: Add setc, setnc, addr16, data16, repz, repnz aliases.
1985 Fix opcodes on various sizes of fild/fist instructions
1986 (16bit=no suffix, 32bit="l" suffix, 64bit="ll" suffix).
1987 Use tabs to indent for comments. Fixes suggested by Minh Tran-Le.
1988
1989Thu Jun 25 16:13:26 1992 Stu Grossman (grossman at cygnus.com)
1990
1991 * h8300.h: Fill in all the holes in the opcode table so that the
1992 losing HPUX C compiler can digest this...
1993
1994Thu Jun 11 12:15:25 1992 John Gilmore (gnu at cygnus.com)
1995
1996 * mips.h: Fix decoding of coprocessor instructions, somewhat.
1997 (Fix by Eric Anderson, 3jean@maas-neotek.arc.nasa.gov.)
1998
1999Thu May 28 11:17:44 1992 Jim Wilson (wilson@sphagnum.cygnus.com)
2000
2001 * sparc.h: Add new architecture variant sparclite; add its scan
2002 and divscc opcodes. Define ARCHITECTURES_CONFLICT_P macro.
2003
2004Tue May 5 14:23:27 1992 Per Bothner (bothner@rtl.cygnus.com)
2005
2006 * mips.h: Add some more opcode synonyms (from Frank Yellin,
2007 fy@lucid.com).
2008
2009Thu Apr 16 18:25:26 1992 Per Bothner (bothner@cygnus.com)
2010
2011 * rs6k.h: New version from IBM (Metin).
2012
2013Thu Apr 9 00:31:19 1992 Per Bothner (bothner@rtl.cygnus.com)
2014
2015 * rs6k.h: Fix incorrect extended opcode for instructions `fm'
2016 and `fd'. (From metin@ibmpa.awdpa.ibm.com (Metin G. Ozisik).)
2017
2018Tue Apr 7 13:38:47 1992 Stu Grossman (grossman at cygnus.com)
2019
2020 * rs6k.h: Move from ../../gdb/rs6k-opcode.h.
2021
2022Fri Apr 3 11:30:20 1992 Fred Fish (fnf@cygnus.com)
2023
2024 * m68k.h (one, two): Cast macro args to unsigned to suppress
2025 complaints from compiler and lint about integer overflow during
2026 shift.
2027
2028Sun Mar 29 12:22:08 1992 John Gilmore (gnu at cygnus.com)
2029
2030 * sparc.h (OP): Avoid signed overflow when shifting to high order bit.
2031
2032Fri Mar 6 00:22:38 1992 John Gilmore (gnu at cygnus.com)
2033
2034 * mips.h: Make bitfield layout depend on the HOST compiler,
2035 not on the TARGET system.
2036
2037Fri Feb 21 01:29:51 1992 K. Richard Pixley (rich@cygnus.com)
2038
2039 * i386.h: added inb, inw, outb, outw opcodes, added att syntax for
2040 scmp, slod, smov, ssca, ssto. Curtesy Minh Tran-Le
2041 <TRANLE@INTELLICORP.COM>.
2042
2043Thu Jan 30 07:31:44 1992 Steve Chamberlain (sac at rtl.cygnus.com)
2044
2045 * h8300.h: turned op_type enum into #define list
2046
2047Thu Jan 30 01:07:24 1992 John Gilmore (gnu at cygnus.com)
2048
2049 * sparc.h: Remove "cypress" architecture. Remove "fitox" and
2050 similar instructions -- they've been renamed to "fitoq", etc.
2051 REALLY fix tsubcctv. Fix "fcmpeq" and "fcmpq" which had wrong
2052 number of arguments.
2053 * h8300.h: Remove extra ; which produces compiler warning.
2054
2055Tue Jan 28 22:59:22 1992 Stu Grossman (grossman at cygnus.com)
2056
2057 * sparc.h: fix opcode for tsubcctv.
2058
2059Tue Jan 7 17:19:39 1992 K. Richard Pixley (rich at cygnus.com)
2060
2061 * sparc.h: fba and cba are now aliases for fb and cb respectively.
2062
2063Fri Dec 27 10:55:50 1991 Per Bothner (bothner at cygnus.com)
2064
2065 * sparc.h (nop): Made the 'lose' field be even tighter,
2066 so only a standard 'nop' is disassembled as a nop.
2067
2068Sun Dec 22 12:18:18 1991 Michael Tiemann (tiemann at cygnus.com)
2069
2070 * sparc.h (nop): Add RD_GO to `lose' so that only %g0 in dest is
2071 disassembled as a nop.
2072
2073Tue Dec 10 00:22:20 1991 K. Richard Pixley (rich at rtl.cygnus.com)
2074
2075 * sparc.h: fix a typo.
2076
2077Sat Nov 30 20:40:51 1991 Steve Chamberlain (sac at rtl.cygnus.com)
2078
2079 * a29k.h, arm.h, h8300.h, i386.h, i860.h, i960.h , m68k.h,
2080 m88k.h, mips.h , np1.h, ns32k.h, pn.h, pyr.h, sparc.h, tahoe.h,
2081 vax.h, ChangeLog: renamed from ../<foo>-opcode.h
2082
2083\f
2084Local Variables:
2085version-control: never
2086End:
GDB Binutils - Deliverables
This page took 0.16708 seconds and 4 git commands to generate.