projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Allow spaces in i386 FP reg names, eg. %st ( 1 ).
[deliverable/binutils-gdb.git] / include / opcode / ChangeLog
CommitLineData
5f47d35b
AM		 11999-08-29 Alan Modra <alan@spri.levels.unisa.edu.au>
2
3 * i386.h (i386_regtab): Move %st to top of table, and split off
4 other fp reg entries.
5 (i386_float_regtab): To here.
6
1c143202
JL		 7Sat Aug 28 00:25:25 1999 Jerry Quinn <jquinn@nortelnetworks.com>
8
7d8fdb64
JL		 9 * hppa.h (pa_opcodes): Replace 'f' by 'v'. Prefix float register args
10 by 'f'.
11
90927b9c
JL		 12 * hppa.h (pa_opcodes): Add extrd, extrw, depd, depdi, depw, depwi.
13 Add supporting args.
14
1d16bf9c
JL		 15 * hppa.h: Document new completers and args.
16 * hppa.h (pa_opcodes): Add 64 bit patterns and pa2.0 syntax for uxor,
17 uaddcm, dcor, addi, add, sub, subi, shladd, rfi, and probe. Add pa2.0
18 extensions for ssm, rsm, pdtlb, pitlb. Add performance instructions
19 pmenb and pmdis.
20
96226a68
JL		 21 * hppa.h (pa_opcodes): Add pa2.0 instructions hadd, hshl,
22 hshr, hsub, mixh, mixw, permh.
23
5d4ba527
JL		 24 * hppa.h (pa_opcodes): Change completers in instructions to
25 use 'c' prefix.
26
e9fc28c6
JL		 27 * hppa.h (pa_opcodes): Add popbts, new forms of bb, havg,
28 hshladd, hshradd, shrpd, and shrpw instructions. Update arg comments.
29
1c143202
JL		 30 * hppa.h (pa_opcodes): Change fmpyfadd, fmpynfadd, fneg,
31 fnegabs to use 'I' instead of 'F'.
32
9e525108
AM		 331999-08-21 Alan Modra <alan@spri.levels.unisa.edu.au>
34
35 * i386.h: Add AMD athlon instructions, pfnacc, pfpnacc, pswapd.
36 Document pf2iw and pi2fw as athlon insns. Remove pswapw.
37 Alphabetically sort PIII insns.
38
e8da1bf1
DE		 39Wed Aug 18 18:14:40 1999 Doug Evans <devans@canuck.cygnus.com>
40
41 * cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
42
7d627258
JL		 43Fri Aug 6 09:46:35 1999 Jerry Quinn <jquinn@nortelnetworks.com>
44
5696871a
JL		 45 * hppa.h (pa_opcodes): Add 64 bit versions of or, xor, and,
46 and andcm. Add 32 and 64 bit version of cmpclr, cmpiclr.
47
7d627258
JL		 48 * hppa.h: Document 64 bit condition completers.
49
c5e52916
JL		 50Thu Aug 5 16:56:07 1999 Jerry Quinn <jquinn@nortelnetworks.com>
51
52 * hppa.h (pa_opcodes): Change condition args to use '?' prefix.
53
eecb386c
AM		 541999-08-04 Alan Modra <alan@spri.levels.unisa.edu.au>
55
56 * i386.h (i386_optab): Add DefaultSize modifier to all insns
57 that implicitly modify %esp. #undef d_Suf, x_suf, sld_suf,
58 sldx_suf, bwld_Suf, d_FP, x_FP, sld_FP, sldx_FP at end of table.
59
88a380f3
JL		 60Wed Jul 28 02:04:24 1999 Jerry Quinn <jquinn@nortelnetworks.com>
61 Jeff Law <law@cygnus.com>
62
63 * hppa.h (pa_opcodes): Add "pushnom" and "pushbts".
64
65 * hppa.h (pa_opcodes): Mark all PA2.0 opcodes with FLAG_STRICT.
d60e8dca
JL		 66
67 * hppa.h (pa_opcodes): Change xmpyu, fmpyfadd,
68 and fmpynfadd to use 'J' and 'K' instead of 'E' and 'X'.
69
145cf1f0
AM		 701999-07-13 Alan Modra <alan@spri.levels.unisa.edu.au>
71
72 * i386.h: Add "undocumented" AMD 3DNow! pf2iw, pi2fw, pswapw insns.
73
73826640
JL		 74Thu Jul 1 00:17:24 1999 Jeffrey A Law (law@cygnus.com)
75
76 * hppa.h (struct pa_opcode): Add new field "flags".
77 (FLAGS_STRICT): Define.
78
b65db252
JL		 79Fri Jun 25 04:22:04 1999 Jerry Quinn <jquinn@nortelnetworks.com>
80 Jeff Law <law@cygnus.com>
81
f7fc668b
JL		 82 * hppa.h (pa_opcodes): Add pa2.0 clrbts instruction.
83
84 * hppa.h (pa_opcodes): Add entries for mfia and mtsarcm instructions.
b65db252 85
10084519
AM		 861999-06-23 Alan Modra <alan@spri.levels.unisa.edu.au>
87
88 * i386.h: Allow `l' suffix on bswap. Allow `w' suffix on arpl,
89 lldt, lmsw, ltr, str, verr, verw. Add FP flag to fcmov*. Add FP
90 flag to fcomi and friends.
91
cd8a80ba
JL		 92Fri May 28 15:26:11 1999 Jeffrey A Law (law@cygnus.com)
93
94 * hppa.h (pa_opcodes): Move integer arithmetic instructions after
95 integer logical instructions.
96
1fca749b
ILT		 971999-05-28 Linus Nordberg <linus.nordberg@canit.se>
98
99 * m68k.h: Document new formats `E', `G', `H' and new places `N',
100 `n', `o'.
101
102 * m68k.h: Define mcf5206e, mcf5307, mcf. Document new format `u'
103 and new places `m', `M', `h'.
104
aa008907
JL		 105Thu May 27 04:13:54 1999 Joel Sherrill (joel@OARcorp.com
106
107 * hppa.h (pa_opcodes): Add several processor specific system
108 instructions.
109
e26b85f0
JL		 110Wed May 26 16:57:44 1999 Jeffrey A Law (law@cygnus.com)
111
112 * hppa.h (pa_opcodes): Add second entry for "comb", "comib",
113 "addb", and "addib" to be used by the disassembler.
114
c608c12e
AM		 1151999-05-12 Alan Modra <alan@apri.levels.unisa.edu.au>
116
117 * i386.h (ReverseModrm): Remove all occurences.
118 (InvMem): Add to control/debug/test mov insns, movhlps, movlhps,
119 movmskps, pextrw, pmovmskb, maskmovq.
120 Change NoSuf to FP on all MMX, XMM and AMD insns as these all
121 ignore the data size prefix.
122
123 * i386.h (i386_optab, i386_regtab): Add support for PIII SIMD.
124 Mostly stolen from Doug Ledford <dledford@redhat.com>
125
45c18104
RH		 126Sat May 8 23:27:35 1999 Richard Henderson <rth@cygnus.com>
127
128 * ppc.h (PPC_OPCODE_64_BRIDGE): New.
129
252b5132
RH		 1301999-04-14 Doug Evans <devans@casey.cygnus.com>
131
132 * cgen.h (CGEN_ATTR): Delete member num_nonbools.
133 (CGEN_ATTR_TYPE): Update.
134 (CGEN_ATTR_MASK): Number booleans starting at 0.
135 (CGEN_ATTR_VALUE): Update.
136 (CGEN_INSN_ATTR): Update.
137
138Mon Apr 12 23:43:27 1999 Jeffrey A Law (law@cygnus.com)
139
140 * hppa.h (fmpyfadd, fmpynfadd, fneg, fnegabs): New PA2.0
141 instructions.
142
143Tue Mar 23 11:24:38 1999 Jeffrey A Law (law@cygnus.com)
144
145 * hppa.h (bb, bvb): Tweak opcode/mask.
146
147
1481999-03-22 Doug Evans <devans@casey.cygnus.com>
149
150 * cgen.h (CGEN_ISA,CGEN_MACH): New typedefs.
151 (struct cgen_cpu_desc): Rename member mach to machs. New member isas.
152 New members word_bitsize,default_insn_bitsize,base_insn-bitsize,
153 min_insn_bitsize,max_insn_bitsize,isa_table,mach_table,rebuild_tables.
154 Delete member max_insn_size.
155 (enum cgen_cpu_open_arg): New enum.
156 (cpu_open): Update prototype.
157 (cpu_open_1): Declare.
158 (cgen_set_cpu): Delete.
159
1601999-03-11 Doug Evans <devans@casey.cygnus.com>
161
162 * cgen.h (CGEN_HW_TABLE): Delete `num_init_entries' member.
163 (CGEN_OPERAND_NIL): New macro.
164 (CGEN_OPERAND): New member `type'.
165 (@arch@_cgen_operand_table): Delete decl.
166 (CGEN_OPERAND_INDEX,CGEN_OPERAND_TYPE,CGEN_OPERAND_ENTRY): Delete.
167 (CGEN_OPERAND_TABLE): New struct.
168 (cgen_operand_lookup_by_name,cgen_operand_lookup_by_num): Declare.
169 (CGEN_OPINST): Pointer to operand table entry replaced with enum.
170 (CGEN_CPU_TABLE): New member `isa'. Change member `operand_table',
171 now a CGEN_OPERAND_TABLE. Add CGEN_CPU_DESC arg to
172 {get,set}_{int,vma}_operand.
173 (@arch@_cgen_cpu_open): New arg `isa'.
174 (cgen_set_cpu): Ditto.
175
176Fri Feb 26 02:36:45 1999 Richard Henderson <rth@cygnus.com>
177
178 * i386.h: Fill in cmov and fcmov alternates. Add fcomi short forms.
179
1801999-02-25 Doug Evans <devans@casey.cygnus.com>
181
182 * cgen.h (enum cgen_asm_type): Add CGEN_ASM_NONE.
183 (CGEN_HW_ENTRY): Delete member `next'. Change type of `type' to
184 enum cgen_hw_type.
185 (CGEN_HW_TABLE): New struct.
186 (hw_table): Delete declaration.
187 (CGEN_OPERAND): Change member hw to hw_type, change type from pointer
188 to table entry to enum.
189 (CGEN_OPINST): Ditto.
190 (CGEN_CPU_TABLE): Change member hw_list to hw_table.
191
192Sat Feb 13 14:13:44 1999 Richard Henderson <rth@cygnus.com>
193
194 * alpha.h (AXP_OPCODE_EV6): New.
195 (AXP_OPCODE_NOPAL): Include it.
196
1971999-02-09 Doug Evans <devans@casey.cygnus.com>
198
199 * cgen.h (CGEN_CPU_DESC): Renamed from CGEN_OPCODE_DESC.
200 All uses updated. New members int_insn_p, max_insn_size,
201 parse_operand,insert_operand,extract_operand,print_operand,
202 sizeof_fields,set_fields_bitsize,get_int_operand,set_int_operand,
203 get_vma_operand,set_vma_operand,parse_handlers,insert_handlers,
204 extract_handlers,print_handlers.
205 (CGEN_ATTR): Change type of num_nonbools to unsigned int.
206 (CGEN_ATTR_BOOL_OFFSET): New macro.
207 (CGEN_ATTR_MASK): Subtract it to compute bit number.
208 (CGEN_ATTR_VALUE): Redo bool/nonbool attr calculation.
209 (cgen_opcode_handler): Renamed from cgen_base.
210 (CGEN_HW_ATTR_VALUE): Renamed from CGEN_HW_ATTR, all uses updated.
211 (CGEN_OPERAND_ATTR_VALUE): Renamed from CGEN_OPERAND_ATTR,
212 all uses updated.
213 (CGEN_OPERAND_INDEX): Rewrite to use table entry, not global.
214 (enum cgen_opinst_type): Renamed from cgen_operand_instance_type.
215 (CGEN_IFLD_ATTR_VALUE): Renamed from CGEN_IFLD_ATTR, all uses updated.
216 (CGEN_OPCODE,CGEN_IBASE): New types.
217 (CGEN_INSN): Rewrite.
218 (CGEN_{ASM,DIS}_HASH*): Delete.
219 (init_opcode_table,init_ibld_table): Declare.
220 (CGEN_INSN_ATTR): New type.
221
222Mon Feb 1 21:09:14 1999 Catherine Moore <clm@cygnus.com>
223
224 * i386.h (d_Suf, x_Suf, sld_Suf, sldx_Suf, bwld_Suf): Define.
225 (x_FP, d_FP, dls_FP, sldx_FP): Define.
226 Change *Suf definitions to include x and d suffixes.
227 (movsx): Use w_Suf and b_Suf.
228 (movzx): Likewise.
229 (movs): Use bwld_Suf.
230 (fld): Change ordering. Use sld_FP.
231 (fild): Add Intel Syntax equivalent of fildq.
232 (fst): Use sld_FP.
233 (fist): Use sld_FP.
234 (fstp): Use sld_FP. Add x_FP version.
235 (fistp): LLongMem version for Intel Syntax.
236 (fcom, fcomp): Use sld_FP.
237 (fadd, fiadd, fsub): Use sld_FP.
238 (fsubr): Use sld_FP.
239 (fmul, fimul, fdvi, fidiv, fdivr): Use sld_FP.
240
2411999-01-27 Doug Evans <devans@casey.cygnus.com>
242
243 * cgen.h (enum cgen_mode): Add CGEN_MODE_TARGET_MAX, CGEN_MODE_INT,
244 CGEN_MODE_UINT.
245
246Sat Jan 16 01:29:25 1999 Jeffrey A Law (law@cygnus.com)
247
248 * hppa.h (bv): Fix mask.
249
2501999-01-05 Doug Evans <devans@casey.cygnus.com>
251
252 * cgen.h (CGEN_ATTR_VALUE_TYPE): New typedef.
253 (CGEN_ATTR): Use it.
254 (CGEN_ATTR_TYPE,CGEN_ATTR_ENTRY): Ditto.
255 (CGEN_ATTR_TABLE): New member dfault.
256
2571998-12-30 Gavin Romig-Koch <gavin@cygnus.com>
258
259 * mips.h (MIPS16_INSN_BRANCH): New.
260
261Wed Dec 9 10:38:48 1998 David Taylor <taylor@texas.cygnus.com>
262
263 The following is part of a change made by Edith Epstein
264 <eepstein@sophia.cygnus.com> as part of a project to merge in
265 changes by HP; HP did not create ChangeLog entries.
266
267 * hppa.h (completer_chars): list of chars to not put a space
268 after.
269
270Sun Dec 6 13:21:34 1998 Ian Lance Taylor <ian@cygnus.com>
271
272 * i386.h (i386_optab): Permit w suffix on processor control and
273 status word instructions.
274
2751998-11-30 Doug Evans <devans@casey.cygnus.com>
276
277 * cgen.h (struct cgen_hw_entry): Delete const on attrs member.
278 (struct cgen_keyword_entry): Ditto.
279 (struct cgen_operand): Ditto.
280 (CGEN_IFLD): New typedef, with associated access macros.
281 (CGEN_IFMT): New typedef, with associated access macros.
282 (CGEN_IFMT): Renamed from CGEN_FORMAT. New member `iflds'.
283 (CGEN_IVALUE): New typedef.
284 (struct cgen_insn): Delete const on syntax,attrs members.
285 `format' now points to format data. Type of `value' is now
286 CGEN_IVALUE.
287 (struct cgen_opcode_table): New member ifld_table.
288
2891998-11-18 Doug Evans <devans@casey.cygnus.com>
290
291 * cgen.h (cgen_extract_fn): Update type of `base_insn' arg.
292 (CGEN_OPERAND_INSTANCE): New member `attrs'.
293 (CGEN_OPERAND_INSTANCE_{ATTRS,ATTR}): New macros.
294 (cgen_dis_lookup_insn): Update type of `base_insn' arg.
295 (cgen_opcode_table): Update type of dis_hash fn.
296 (extract_operand): Update type of `insn_value' arg.
297
298Thu Oct 29 11:38:36 1998 Doug Evans <devans@canuck.cygnus.com>
299
300 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Delete.
301
302Tue Oct 27 08:57:59 1998 Gavin Romig-Koch <gavin@cygnus.com>
303
304 * mips.h (INSN_MULT): Added.
305
306Tue Oct 20 11:31:34 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
307
308 * i386.h (MAX_MNEM_SIZE): Rename from MAX_OPCODE_SIZE.
309
310Mon Oct 19 12:50:00 1998 Doug Evans <devans@seba.cygnus.com>
311
312 * cgen.h (CGEN_INSN_INT): New typedef.
313 (CGEN_INT_INSN_P): Renamed from CGEN_INT_INSN.
314 (CGEN_INSN_BYTES): Renamed from cgen_insn_t.
315 (CGEN_INSN_BYTES_PTR): New typedef.
316 (CGEN_EXTRACT_INFO): New typedef.
317 (cgen_insert_fn,cgen_extract_fn): Update.
318 (cgen_opcode_table): New member `insn_endian'.
319 (assemble_insn,lookup_insn,lookup_get_insn_operands): Update.
320 (insert_operand,extract_operand): Update.
321 (cgen_get_insn_value,cgen_put_insn_value): Add prototypes.
322
323Fri Oct 9 13:38:13 1998 Doug Evans <devans@seba.cygnus.com>
324
325 * cgen.h (CGEN_ATTR_BOOLS): New macro.
326 (struct CGEN_HW_ENTRY): New member `attrs'.
327 (CGEN_HW_ATTR): New macro.
328 (struct CGEN_OPERAND_INSTANCE): New member `name'.
329 (CGEN_INSN_INVALID_P): New macro.
330
331Mon Oct 5 00:21:07 1998 Jeffrey A Law (law@cygnus.com)
332
333 * hppa.h: Add "fid".
334
335Sun Oct 4 21:00:00 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
336
337 From Robert Andrew Dale <rob@nb.net>
338 * i386.h (i386_optab): Add AMD 3DNow! instructions.
339 (AMD_3DNOW_OPCODE): Define.
340
341Tue Sep 22 17:53:47 1998 Nick Clifton <nickc@cygnus.com>
342
343 * d30v.h (EITHER_BUT_PREFER_MU): Define.
344
345Mon Aug 10 14:09:38 1998 Doug Evans <devans@canuck.cygnus.com>
346
347 * cgen.h (cgen_insn): #if 0 out element `cdx'.
348
349Mon Aug 3 12:21:57 1998 Doug Evans <devans@seba.cygnus.com>
350
351 Move all global state data into opcode table struct, and treat
352 opcode table as something that is "opened/closed".
353 * cgen.h (CGEN_OPCODE_DESC): New type.
354 (all fns): New first arg of opcode table descriptor.
355 (cgen_set_parse_operand_fn): Add prototype.
356 (cgen_current_machine,cgen_current_endian): Delete.
357 (CGEN_OPCODE_TABLE): New members mach,endian,operand_table,
358 parse_operand_fn,asm_hash_table,asm_hash_table_entries,
359 dis_hash_table,dis_hash_table_entries.
360 (opcode_open,opcode_close): Add prototypes.
361
362 * cgen.h (cgen_insn): New element `cdx'.
363
364Thu Jul 30 21:44:25 1998 Frank Ch. Eigler <fche@cygnus.com>
365
366 * d30v.h (FLAG_LKR): New flag for "left-kills-right" instructions.
367
368Tue Jul 28 10:59:07 1998 Jeffrey A Law (law@cygnus.com)
369
370 * mn10300.h: Add "no_match_operands" field for instructions.
371 (MN10300_MAX_OPERANDS): Define.
372
373Fri Jul 24 11:44:24 1998 Doug Evans <devans@canuck.cygnus.com>
374
375 * cgen.h (cgen_macro_insn_count): Declare.
376
377Tue Jul 21 13:12:13 1998 Doug Evans <devans@seba.cygnus.com>
378
379 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Define.
380 (cgen_insert_fn,cgen_extract_fn): New arg `pc'.
381 (get_operand,put_operand): Replaced with get_{int,vma}_operand,
382 set_{int,vma}_operand.
383
384Fri Jun 26 11:09:06 1998 Jeffrey A Law (law@cygnus.com)
385
386 * mn10300.h: Add "machine" field for instructions.
387 (MN103, AM30): Define machine types.
388
389Fri Jun 19 16:09:09 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
390
391 * i386.h: Use FP, not sl_Suf, for fxsave and fxrstor.
392
3931998-06-18 Ulrich Drepper <drepper@cygnus.com>
394
395 * i386.h: Add support for fxsave, fxrstor, sysenter and sysexit.
396
397Sat Jun 13 11:31:35 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
398
399 * i386.h (i386_optab): Add general form of aad and aam. Add ud2a
400 and ud2b.
401 (i386_regtab): Allow cr0..7, db0..7, dr0..7, tr0..7, not just
402 those that happen to be implemented on pentiums.
403
404Tue Jun 9 12:16:01 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
405
406 * i386.h: Change occurences of Data16 to Size16, Data32 to Size32,
407 IgnoreDataSize to IgnoreSize. Flag address and data size prefixes
408 with Size16|IgnoreSize or Size32|IgnoreSize.
409
410Mon Jun 8 12:15:52 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
411
412 * i386.h (REPNE): Rename to REPNE_PREFIX_OPCODE.
413 (REPE): Rename to REPE_PREFIX_OPCODE.
414 (i386_regtab_end): Remove.
415 (i386_prefixtab, i386_prefixtab_end): Remove.
416 (i386_optab): Use NULL as sentinel rather than "" to suit rewrite
417 of md_begin.
418 (MAX_OPCODE_SIZE): Define.
419 (i386_optab_end): Remove.
420 (sl_Suf): Define.
421 (sl_FP): Use sl_Suf.
422
423 * i386.h (i386_optab): Allow 16 bit displacement for `mov
424 mem,acc'. Combine 16 and 32 bit forms of various insns. Allow 16
425 bit form of ljmp. Add IsPrefix modifier to prefixes. Add addr32,
426 data32, dword, and adword prefixes.
427 (i386_regtab): Add BaseIndex modifier to valid 16 bit base/index
428 regs.
429
430Fri Jun 5 23:42:43 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
431
432 * i386.h (i386_regtab): Remove BaseIndex modifier from esp.
433
434 * i386.h: Allow `l' suffix on fld, fst, fstp, fcom, fcomp with
435 register operands, because this is a common idiom. Flag them with
436 a warning. Allow illegal faddp, fsubp, fsubrp, fmulp, fdivp,
437 fdivrp because gcc erroneously generates them. Also flag with a
438 warning.
439
440 * i386.h: Add suffix modifiers to most insns, and tighter operand
441 checks in some cases. Fix a number of UnixWare compatibility
442 issues with float insns. Merge some floating point opcodes, using
443 new FloatMF modifier.
444 (WORD_PREFIX_OPCODE): Rename to DATA_PREFIX_OPCODE for
445 consistency.
446
447 * i386.h: Change occurence of ShortformW to W|ShortForm. Add
448 IgnoreDataSize where appropriate.
449
450Wed Jun 3 18:28:45 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
451
452 * i386.h: (one_byte_segment_defaults): Remove.
453 (two_byte_segment_defaults): Remove.
454 (i386_regtab): Add BaseIndex to 32 bit regs reg_type.
455
456Fri May 15 15:59:04 1998 Doug Evans <devans@seba.cygnus.com>
457
458 * cgen.h (cgen_hw_lookup_by_name): Renamed from cgen_hw_lookup.
459 (cgen_hw_lookup_by_num): Declare.
460
461Thu May 7 09:27:58 1998 Frank Ch. Eigler <fche@cygnus.com>
462
463 * mips.h (OP_{SH,MASK}_CODE2): Added "q" operand format for lower
464 ten bits of MIPS ISA1 "break" instruction, and for "sdbbp"
465
466Thu May 7 02:14:08 1998 Doug Evans <devans@charmed.cygnus.com>
467
468 * cgen.h (cgen_asm_init_parse): Delete.
469 (cgen_save_fixups,cgen_restore_fixups,cgen_swap_fixups): Delete.
470 (cgen_asm_record_register,cgen_asm_finish_insn): Delete.
471
472Mon Apr 27 10:13:11 1998 Doug Evans <devans@seba.cygnus.com>
473
474 * cgen.h (CGEN_ATTR_TYPE): Delete `const', moved to uses.
475 (cgen_asm_finish_insn): Update prototype.
476 (cgen_insn): New members num, data.
477 (CGEN_INSN_TABLE): Members asm_hash, asm_hash_table_size,
478 dis_hash, dis_hash_table_size moved to ...
479 (CGEN_OPCODE_TABLE). Here. Renamed from CGEN_OPCODE_DATA.
480 All uses updated. New members asm_hash_p, dis_hash_p.
481 (CGEN_MINSN_EXPANSION): New struct.
482 (cgen_expand_macro_insn): Declare.
483 (cgen_macro_insn_count): Declare.
484 (get_insn_operands): Update prototype.
485 (lookup_get_insn_operands): Declare.
486
487Tue Apr 21 17:11:32 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
488
489 * i386.h (i386_optab): Change iclrKludge and imulKludge to
490 regKludge. Add operands types for string instructions.
491
492Mon Apr 20 14:40:29 1998 Tom Tromey <tromey@cygnus.com>
493
494 * i386.h (X): Renamed from `Z_' to preserve formatting of opcode
495 table.
496
497Sun Apr 19 13:54:06 1998 Tom Tromey <tromey@cygnus.com>
498
499 * i386.h (Z_): Renamed from `_' to avoid clash with common alias
500 for `gettext'.
501
502Fri Apr 3 12:04:48 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
503
504 * i386.h: Remove NoModrm flag from all insns: it's never checked.
505 Add IsString flag to string instructions.
506 (IS_STRING): Don't define.
507 (LOCK_PREFIX_OPCODE, CS_PREFIX_OPCODE, DS_PREFIX_OPCODE): Define.
508 (ES_PREFIX_OPCODE, FS_PREFIX_OPCODE, GS_PREFIX_OPCODE): Define.
509 (SS_PREFIX_OPCODE): Define.
510
511Mon Mar 30 21:31:56 1998 Ian Lance Taylor <ian@cygnus.com>
512
513 * i386.h: Revert March 24 patch; no more LinearAddress.
514
515Mon Mar 30 10:25:54 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
516
517 * i386.h (i386_optab): Remove fwait (9b) from all floating point
518 instructions, and instead add FWait opcode modifier. Add short
519 form of fldenv and fstenv.
520 (FWAIT_OPCODE): Define.
521
522 * i386.h (i386_optab): Change second operand constraint of `mov
523 sreg,reg|mem' instruction from Reg16|Mem to WordReg|WordMem to
524 allow legal instructions such as `movl %gs,%esi'
525
526Fri Mar 27 18:30:52 1998 Ian Lance Taylor <ian@cygnus.com>
527
528 * h8300.h: Various changes to fully bracket initializers.
529
530Tue Mar 24 18:32:47 1998 H.J. Lu <hjl@gnu.org>
531
532 * i386.h: Set LinearAddress for lidt and lgdt.
533
534Mon Mar 2 10:44:07 1998 Doug Evans <devans@seba.cygnus.com>
535
536 * cgen.h (CGEN_BOOL_ATTR): New macro.
537
538Thu Feb 26 15:54:31 1998 Michael Meissner <meissner@cygnus.com>
539
540 * d30v.h (FLAG_DELAY): New flag for delayed branches/jumps.
541
542Mon Feb 23 10:38:21 1998 Doug Evans <devans@seba.cygnus.com>
543
544 * cgen.h (CGEN_CAT3): Delete. Use CONCAT3 now.
545 (cgen_insn): Record syntax and format entries here, rather than
546 separately.
547
548Tue Feb 17 21:42:56 1998 Nick Clifton <nickc@cygnus.com>
549
550 * cgen.h (CGEN_SYNTAX_MAKE_FIELD): New macro.
551
552Tue Feb 17 16:00:56 1998 Doug Evans <devans@seba.cygnus.com>
553
554 * cgen.h (cgen_insert_fn): Change type of result to const char *.
555 (cgen_parse_{signed,unsigned}_integer): Delete min,max arguments.
556 (CGEN_{INSN,KEYWORD,OPERAND}_NBOOL_ATTRS): Renamed from ..._MAX_ATTRS.
557
558Thu Feb 12 18:30:41 1998 Doug Evans <devans@canuck.cygnus.com>
559
560 * cgen.h (lookup_insn): New argument alias_p.
561
562Thu Feb 12 03:41:00 1998 J"orn Rennecke <amylaar@cygnus.co.uk>
563
564Fix rac to accept only a0:
565 * d10v.h (OPERAND_ACC): Split into:
566 (OPERAND_ACC0, OPERAND_ACC1) .
567 (OPERAND_GPR): Define.
568
569Wed Feb 11 17:31:53 1998 Doug Evans <devans@seba.cygnus.com>
570
571 * cgen.h (CGEN_FIELDS): Define here.
572 (CGEN_HW_ENTRY): New member `type'.
573 (hw_list): Delete decl.
574 (enum cgen_mode): Declare.
575 (CGEN_OPERAND): New member `hw'.
576 (enum cgen_operand_instance_type): Declare.
577 (CGEN_OPERAND_INSTANCE): New type.
578 (CGEN_INSN): New member `operands'.
579 (CGEN_OPCODE_DATA): Make hw_list const.
580 (get_insn_operands,lookup_insn): Add prototypes for.
581
582Tue Feb 3 17:11:23 1998 Doug Evans <devans@seba.cygnus.com>
583
584 * cgen.h (CGEN_INSN_MAX_ATTRS): Renamed from CGEN_MAX_INSN_ATTRS.
585 (CGEN_HW_ENTRY): Move `next' entry to end of struct.
586 (CGEN_KEYWORD_MAX_ATTRS): Renamed from CGEN_MAX_KEYWORD_ATTRS.
587 (CGEN_OPERAND_MAX_ATTRS): Renamed from CGEN_MAX_OPERAND_ATTRS.
588
589Mon Feb 2 19:19:15 1998 Ian Lance Taylor <ian@cygnus.com>
590
591 * cgen.h: Correct typo in comment end marker.
592
593Mon Feb 2 17:10:38 1998 Steve Haworth <steve@pm.cse.rmit.EDU.AU>
594
595 * tic30.h: New file.
596
597Thu Jan 22 17:54:56 1998 Nick Clifton <nickc@cygnus.com>
598
599 * cgen.h: Add prototypes for cgen_save_fixups(),
600 cgen_restore_fixups(), and cgen_swap_fixups(). Change prototype
601 of cgen_asm_finish_insn() to return a char *.
602
603Wed Jan 14 17:21:43 1998 Nick Clifton <nickc@cygnus.com>
604
605 * cgen.h: Formatting changes to improve readability.
606
607Mon Jan 12 11:37:36 1998 Doug Evans <devans@seba.cygnus.com>
608
609 * cgen.h (*): Clean up pass over `struct foo' usage.
610 (CGEN_ATTR): Make unsigned char.
611 (CGEN_ATTR_TYPE): Update.
612 (CGEN_ATTR_{ENTRY,TABLE}): New types.
613 (cgen_base): Move member `attrs' to cgen_insn.
614 (CGEN_KEYWORD): New member `null_entry'.
615 (CGEN_{SYNTAX,FORMAT}): New types.
616 (cgen_insn): Format and syntax separated from each other.
617
618Tue Dec 16 15:15:52 1997 Michael Meissner <meissner@cygnus.com>
619
620 * d30v.h (d30v_opcode): Reorder flags somewhat, add new flags for
621 2 word load/store, ADDppp/SUBppp, 16/32 bit multiply. Make
622 flags_{used,set} long.
623 (d30v_operand): Make flags field long.
624
625Mon Dec 1 12:24:44 1997 Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>
626
627 * m68k.h: Fix comment describing operand types.
628
629Sun Nov 23 22:31:27 1997 Michael Meissner <meissner@cygnus.com>
630
631 * d30v.h (SHORT_CMPU): Add case for cmpu instruction, and move
632 everything else after down.
633
634Tue Nov 18 18:45:14 1997 J"orn Rennecke <amylaar@cygnus.co.uk>
635
636 * d10v.h (OPERAND_FLAG): Split into:
637 (OPERAND_FFLAG, OPERAND_CFLAG) .
638
639Thu Nov 13 11:04:24 1997 Gavin Koch <gavin@cygnus.com>
640
641 * mips.h (struct mips_opcode): Changed comments to reflect new
642 field usage.
643
644Fri Oct 24 22:36:20 1997 Ken Raeburn <raeburn@cygnus.com>
645
646 * mips.h: Added to comments a quick-ref list of all assigned
647 operand type characters.
648 (OP_{MASK,SH}_PERFREG): New macros.
649
650Wed Oct 22 17:28:33 1997 Richard Henderson <rth@cygnus.com>
651
652 * sparc.h: Add '_' and '/' for v9a asr's.
653 Patch from David Miller <davem@vger.rutgers.edu>
654
655Tue Oct 14 13:22:29 1997 Jeffrey A Law (law@cygnus.com)
656
657 * h8300.h: Bit ops with absolute addresses not in the 8 bit
658 area are not available in the base model (H8/300).
659
660Thu Sep 25 13:03:41 1997 Ian Lance Taylor <ian@cygnus.com>
661
662 * m68k.h: Remove documentation of ` operand specifier.
663
664Wed Sep 24 19:00:34 1997 Ian Lance Taylor <ian@cygnus.com>
665
666 * m68k.h: Document q and v operand specifiers.
667
668Mon Sep 15 18:28:37 1997 Nick Clifton <nickc@cygnus.com>
669
670 * v850.h (struct v850_opcode): Add processors field.
671 (PROCESSOR_V850, PROCESSOR_ALL): New bit constants.
672 (PROCESSOR_V850E, PROCESSOR_NOT_V850): New bit constants.
673 (PROCESSOR_V850EA): New bit constants.
674
675Mon Sep 15 11:29:43 1997 Ken Raeburn <raeburn@cygnus.com>
676
677 Merge changes from Martin Hunt:
678
679 * d30v.h: Allow up to 64 control registers. Add
680 SHORT_A5S format.
681
682 * d30v.h (LONG_Db): New form for delayed branches.
683
684 * d30v.h: (LONG_Db): New form for repeati.
685
686 * d30v.h (SHORT_D2B): New form.
687
688 * d30v.h (SHORT_A2): New form.
689
690 * d30v.h (OPERAND_2REG): Add new operand to indicate 2
691 registers are used. Needed for VLIW optimization.
692
693Mon Sep 8 14:05:45 1997 Doug Evans <dje@canuck.cygnus.com>
694
695 * cgen.h: Move assembler interface section
696 up so cgen_parse_operand_result is defined for cgen_parse_address.
697 (cgen_parse_address): Update prototype.
698
699Tue Sep 2 15:32:32 1997 Nick Clifton <nickc@cygnus.com>
700
701 * v850.h (V850_OPREAND_ADJUST_SHORT_MEMORY): Removed.
702
703Tue Aug 26 12:21:52 1997 Ian Lance Taylor <ian@cygnus.com>
704
705 * i386.h (two_byte_segment_defaults): Correct base register 5 in
706 modes 1 and 2 to be ss rather than ds. From Gabriel Paubert
707 <paubert@iram.es>.
708
709 * i386.h: Set ud2 to 0x0f0b. From Gabriel Paubert
710 <paubert@iram.es>.
711
712 * i386.h: Comment fixes for ficom[p]?{s,l} from Gabriel Paubert
713 <paubert@iram.es>.
714
715 * i386.h (JUMP_ON_CX_ZERO): Uncomment (define again).
716 (JUMP_ON_ECX_ZERO): Remove commented out macro.
717
718Fri Aug 22 10:38:29 1997 Nick Clifton <nickc@cygnus.com>
719
720 * v850.h (V850_NOT_R0): New flag.
721
722Mon Aug 18 11:05:58 1997 Nick Clifton <nickc@cygnus.com>
723
724 * v850.h (struct v850_opcode): Remove flags field.
725
726Wed Aug 13 18:45:48 1997 Nick Clifton <nickc@cygnus.com>
727
728 * v850.h (struct v850_opcode): Add flags field.
729 (struct v850_operand): Extend meaning of 'bits' and 'shift'
730 fields.
731 (V850E_INSTRUCTION, V850EA_INSTRUCTION): New flags.
732 (V850E_PUSH_POP, V850E_IMMEDIATE16, V850E_IMMEDIATE32): New flags.
733
734Fri Aug 8 16:58:42 1997 Doug Evans <dje@canuck.cygnus.com>
735
736 * arc.h: New file.
737
738Thu Jul 24 21:16:58 1997 Doug Evans <dje@canuck.cygnus.com>
739
740 * sparc.h (sparc_opcodes): Declare as const.
741
742Thu Jul 10 12:53:25 1997 Jeffrey A Law (law@cygnus.com)
743
744 * mips.h (FP_S, FP_D): Define. Bitmasks indicating if an insn
745 uses single or double precision floating point resources.
746 (INSN_NO_ISA, INSN_ISA1): Define.
747 (cpu specific INSN macros): Tweak into bitmasks outside the range
748 of INSN_ISA field.
749
750Mon Jun 16 14:10:00 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
751
752 * i386.h: Fix pand opcode.
753
754Mon Jun 2 11:35:09 1997 Gavin Koch <gavin@cygnus.com>
755
756 * mips.h: Widen INSN_ISA and move it to a more convenient
757 bit position. Add INSN_3900.
758
759Tue May 20 11:25:29 1997 Gavin Koch <gavin@cygnus.com>
760
761 * mips.h (struct mips_opcode): added new field membership.
762
763Mon May 12 16:26:50 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
764
765 * i386.h (movd): only Reg32 is allowed.
766
767 * i386.h: add fcomp and ud2. From Wayne Scott
768 <wscott@ichips.intel.com>.
769
770Mon May 5 17:16:21 1997 Ian Lance Taylor <ian@cygnus.com>
771
772 * i386.h: Add MMX instructions.
773
774Mon May 5 12:45:19 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
775
776 * i386.h: Remove W modifier from conditional move instructions.
777
778Mon Apr 14 14:56:58 1997 Ian Lance Taylor <ian@cygnus.com>
779
780 * i386.h: Change the opcodes for fsubp, fsubrp, fdivp, and fdivrp
781 with no arguments to match that generated by the UnixWare
782 assembler.
783
784Thu Apr 10 14:35:00 1997 Doug Evans <dje@canuck.cygnus.com>
785
786 * cgen.h (<cpu>_cgen_assemble_insn): New arg for errmsg.
787 (cgen_parse_operand_fn): Declare.
788 (cgen_init_parse_operand): Declare.
789 (cgen_parse_operand): Renamed from cgen_asm_parse_operand,
790 new argument `want'.
791 (enum cgen_parse_operand_result): Renamed from cgen_asm_result.
792 (enum cgen_parse_operand_type): New enum.
793
794Sat Apr 5 13:14:05 1997 Ian Lance Taylor <ian@cygnus.com>
795
796 * i386.h: Revert last patch for the NON_BROKEN_OPCODES cases.
797
798Fri Apr 4 11:46:11 1997 Doug Evans <dje@canuck.cygnus.com>
799
800 * cgen.h: New file.
801
802Fri Apr 4 14:02:32 1997 Ian Lance Taylor <ian@cygnus.com>
803
804 * i386.h: Correct opcode values for fsubp, fsubrp, fdivp, and
805 fdivrp.
806
807Tue Mar 25 22:57:26 1997 Stu Grossman (grossman@critters.cygnus.com)
808
809 * v850.h (extract): Make unsigned.
810
811Mon Mar 24 14:38:15 1997 Ian Lance Taylor <ian@cygnus.com>
812
813 * i386.h: Add iclr.
814
815Thu Mar 20 19:49:10 1997 Ian Lance Taylor <ian@cygnus.com>
816
817 * i386.h: Change DW to W for cmpxchg and xadd, since they don't
818 take a direction bit.
819
820Sat Mar 15 19:03:29 1997 H.J. Lu <hjl@lucon.org>
821
822 * sparc.h (sparc_opcode_lookup_arch): Use full prototype.
823
824Fri Mar 14 15:22:01 1997 Ian Lance Taylor <ian@cygnus.com>
825
826 * sparc.h: Include <ansidecl.h>. Update function declarations to
827 use prototypes, and to use const when appropriate.
828
829Thu Mar 6 14:18:30 1997 Jeffrey A Law (law@cygnus.com)
830
831 * mn10300.h (MN10300_OPERAND_RELAX): Define.
832
833Mon Feb 24 15:15:56 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
834
835 * d10v.h: Change pre_defined_registers to
836 d10v_predefined_registers and reg_name_cnt to d10v_reg_name_cnt.
837
838Sat Feb 22 21:25:00 1997 Dawn Perchik <dawn@cygnus.com>
839
840 * mips.h: Add macros for cop0, cop1 cop2 and cop3.
841 Change mips_opcodes from const array to a pointer,
842 and change bfd_mips_num_opcodes from const int to int,
843 so that we can increase the size of the mips opcodes table
844 dynamically.
845
846Fri Feb 21 16:34:18 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
847
848 * d30v.h (FLAG_X): Remove unused flag.
849
850Tue Feb 18 17:37:20 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
851
852 * d30v.h: New file.
853
854Fri Feb 14 13:16:15 1997 Fred Fish <fnf@cygnus.com>
855
856 * tic80.h (PDS_NAME): Macro to access name field of predefined symbols.
857 (PDS_VALUE): Macro to access value field of predefined symbols.
858 (tic80_next_predefined_symbol): Add prototype.
859
860Mon Feb 10 10:32:17 1997 Fred Fish <fnf@cygnus.com>
861
862 * tic80.h (tic80_symbol_to_value): Change prototype to match
863 change in function, added class parameter.
864
865Thu Feb 6 17:30:15 1997 Fred Fish <fnf@cygnus.com>
866
867 * tic80.h (TIC80_OPERAND_ENDMASK): Add for flagging TIc80
868 endmask fields, which are somewhat weird in that 0 and 32 are
869 treated exactly the same.
870
871Thu Jan 30 13:46:18 1997 Fred Fish <fnf@cygnus.com>
872
873 * tic80.h: Change all the OPERAND defines to use the form (1 << X)
874 rather than a constant that is 2**X. Reorder them to put bits for
875 operands that have symbolic names in the upper bits, so they can
876 be packed into an int where the lower bits contain the value that
877 corresponds to that symbolic name.
878 (predefined_symbo): Add struct.
879 (tic80_predefined_symbols): Declare array of translations.
880 (tic80_num_predefined_symbols): Declare size of that array.
881 (tic80_value_to_symbol): Declare function.
882 (tic80_symbol_to_value): Declare function.
883
884Wed Jan 29 09:37:25 1997 Jeffrey A Law (law@cygnus.com)
885
886 * mn10200.h (MN10200_OPERAND_RELAX): Define.
887
888Sat Jan 18 15:18:59 1997 Fred Fish <fnf@cygnus.com>
889
890 * tic80.h (TIC80_NO_R0_DEST): Add for opcodes where r0 cannot
891 be the destination register.
892
893Thu Jan 16 20:48:55 1997 Fred Fish <fnf@cygnus.com>
894
895 * tic80.h (struct tic80_opcode): Change "format" field to "flags".
896 (FMT_UNUSED, FMT_SI, FMT_LI, FMT_REG): Delete.
897 (TIC80_VECTOR): Define a flag bit for the flags. This one means
898 that the opcode can have two vector instructions in a single
899 32 bit word and we have to encode/decode both.
900
901Tue Jan 14 19:37:09 1997 Fred Fish <fnf@cygnus.com>
902
903 * tic80.h (TIC80_OPERAND_PCREL): Renamed from
904 TIC80_OPERAND_RELATIVE for PC relative.
905 (TIC80_OPERAND_BASEREL): New flag bit for register
906 base relative.
907
908Mon Jan 13 15:56:38 1997 Fred Fish <fnf@cygnus.com>
909
910 * tic80.h (TIC80_OPERAND_FLOAT): Add for floating point operands.
911
912Mon Jan 6 10:51:15 1997 Fred Fish <fnf@cygnus.com>
913
914 * tic80.h (TIC80_OPERAND_SCALED): Operand may have optional
915 ":s" modifier for scaling.
916
917Sun Jan 5 12:12:19 1997 Fred Fish <fnf@cygnus.com>
918
919 * tic80.h (TIC80_OPERAND_M_SI): Add operand modifier for ":m".
920 (TIC80_OPERAND_M_LI): Ditto
921
922Sat Jan 4 19:02:44 1997 Fred Fish <fnf@cygnus.com>
923
924 * tic80.h (TIC80_OPERAND_BITNUM): Renamed from TIC80_OPERAND_CC_SZ.
925 (TIC80_OPERAND_CC): New define for condition code operand.
926 (TIC80_OPERAND_CR): New define for control register operand.
927
928Fri Jan 3 16:22:23 1997 Fred Fish <fnf@cygnus.com>
929
930 * tic80.h (struct tic80_opcode): Name changed.
931 (struct tic80_opcode): Remove format field.
932 (struct tic80_operand): Add insertion and extraction functions.
933 (TIC80_OPERAND_*): Remove old bogus values, start adding new
934 correct ones.
935 (FMT_*): Ditto.
936
937Tue Dec 31 15:05:41 1996 Michael Meissner <meissner@tiktok.cygnus.com>
938
939 * v850.h (V850_OPERAND_ADJUST_SHORT_MEMORY): New flag to adjust
940 type IV instruction offsets.
941
942Fri Dec 27 22:23:10 1996 Fred Fish <fnf@cygnus.com>
943
944 * tic80.h: New file.
945
946Wed Dec 18 10:06:31 1996 Jeffrey A Law (law@cygnus.com)
947
948 * mn10200.h (MN10200_OPERAND_NOCHECK): Define.
949
950Sat Dec 14 10:48:31 1996 Fred Fish <fnf@ninemoons.com>
951
952 * mn10200.h: Fix comment, mn10200_operand not powerpc_operand.
953 * mn10300.h: Fix comment, mn10300_operand not powerpc_operand.
954 * v850.h: Fix comment, v850_operand not powerpc_operand.
955
956Mon Dec 9 16:45:39 1996 Jeffrey A Law (law@cygnus.com)
957
958 * mn10200.h: Flesh out structures and definitions needed by
959 the mn10200 assembler & disassembler.
960
961Tue Nov 26 10:46:56 1996 Ian Lance Taylor <ian@cygnus.com>
962
963 * mips.h: Add mips16 definitions.
964
965Mon Nov 25 17:56:54 1996 J.T. Conklin <jtc@cygnus.com>
966
967 * m68k.h: Document new <, >, m, n, o and p operand specifiers.
968
969Wed Nov 20 10:59:41 1996 Jeffrey A Law (law@cygnus.com)
970
971 * mn10300.h (MN10300_OPERAND_PCREL): Define.
972 (MN10300_OPERAND_MEMADDR): Define.
973
974Tue Nov 19 13:30:40 1996 Jeffrey A Law (law@cygnus.com)
975
976 * mn10300.h (MN10300_OPERAND_REG_LIST): Define.
977
978Wed Nov 6 13:41:08 1996 Jeffrey A Law (law@cygnus.com)
979
980 * mn10300.h (MN10300_OPERAND_SPLIT): Define.
981
982Tue Nov 5 13:26:12 1996 Jeffrey A Law (law@cygnus.com)
983
984 * mn10300.h (MN10300_OPERAND_EXTENDED): Define.
985
986Mon Nov 4 12:52:48 1996 Jeffrey A Law (law@cygnus.com)
987
988 * mn10300.h (MN10300_OPERAND_REPEATED): Define.
989
990Fri Nov 1 10:31:02 1996 Richard Henderson <rth@tamu.edu>
991
992 * alpha.h: Don't include "bfd.h"; private relocation types are now
993 negative to minimize problems with shared libraries. Organize
994 instruction subsets by AMASK extensions and PALcode
995 implementation.
996 (struct alpha_operand): Move flags slot for better packing.
997
998Tue Oct 29 12:19:10 1996 Jeffrey A Law (law@cygnus.com)
999
1000 * v850.h (V850_OPERAND_RELAX): New operand flag.
1001
1002Thu Oct 10 14:29:11 1996 Jeffrey A Law (law@cygnus.com)
1003
1004 * mn10300.h (FMT_*): Move operand format definitions
1005 here.
1006
1007Tue Oct 8 14:48:07 1996 Jeffrey A Law (law@cygnus.com)
1008
1009 * mn10300.h (MN10300_OPERAND_PAREN): Define.
1010
1011Mon Oct 7 16:52:11 1996 Jeffrey A Law (law@cygnus.com)
1012
1013 * mn10300.h (mn10300_opcode): Add "format" field.
1014 (MN10300_OPERAND_*): Define.
1015
1016Thu Oct 3 10:33:46 1996 Jeffrey A Law (law@cygnus.com)
1017
1018 * mn10x00.h: Delete.
1019 * mn10200.h, mn10300.h: New files.
1020
1021Wed Oct 2 21:31:26 1996 Jeffrey A Law (law@cygnus.com)
1022
1023 * mn10x00.h: New file.
1024
1025Fri Sep 27 18:26:46 1996 Stu Grossman (grossman@critters.cygnus.com)
1026
1027 * v850.h: Add new flag to indicate this instruction uses a PC
1028 displacement.
1029
1030Fri Sep 13 14:58:13 1996 Jeffrey A Law (law@cygnus.com)
1031
1032 * h8300.h (stmac): Add missing instruction.
1033
1034Sat Aug 31 16:02:03 1996 Jeffrey A Law (law@cygnus.com)
1035
1036 * v850.h (v850_opcode): Remove "size" field. Add "memop"
1037 field.
1038
1039Fri Aug 23 10:39:08 1996 Jeffrey A Law (law@cygnus.com)
1040
1041 * v850.h (V850_OPERAND_EP): Define.
1042
1043 * v850.h (v850_opcode): Add size field.
1044
1045Thu Aug 22 16:51:25 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1046
1047 * v850.h (v850_operands): Add insert and extract fields, pointers
1048 to functions used to handle unusual operand encoding.
1049 (V850_OPERAND_REG, V850_OPERAND_SRG, V850_OPERAND_CC,
1050 V850_OPERAND_SIGNED): Defined.
1051
1052Wed Aug 21 17:45:10 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1053
1054 * v850.h (v850_operands): Add flags field.
1055 (OPERAND_REG, OPERAND_NUM): Defined.
1056
1057Tue Aug 20 14:52:02 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1058
1059 * v850.h: New file.
1060
1061Fri Aug 16 14:44:15 1996 James G. Smith <jsmith@cygnus.co.uk>
1062
1063 * mips.h (OP_SH_LOCC, OP_SH_HICC, OP_MASK_CC, OP_SH_COP1NORM,
1064 OP_MASK_COP1NORM, OP_SH_COP1SPEC, OP_MASK_COP1SPEC,
1065 OP_MASK_COP1SCLR, OP_MASK_COP1CMP, OP_SH_COP1CMP, OP_SH_FORMAT,
1066 OP_MASK_FORMAT, OP_SH_TRUE, OP_MASK_TRUE, OP_SH_GE, OP_MASK_GE,
1067 OP_SH_UNSIGNED, OP_MASK_UNSIGNED, OP_SH_HINT, OP_MASK_HINT):
1068 Defined.
1069
1070Fri Aug 16 00:15:15 1996 Jeffrey A Law (law@cygnus.com)
1071
1072 * hppa.h (pitlb, pitlbe, iitlba, iitlbp, fic, fice): Accept
1073 a 3 bit space id instead of a 2 bit space id.
1074
1075Thu Aug 15 13:11:46 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1076
1077 * d10v.h: Add some additional defines to support the
1078 assembler in determining which operations can be done in parallel.
1079
1080Tue Aug 6 11:13:22 1996 Jeffrey A Law (law@cygnus.com)
1081
1082 * h8300.h (SN): Define.
1083 (eepmov.b): Renamed from "eepmov"
1084 (nop, bpt, rte, rts, sleep, clrmac): These have no size associated
1085 with them.
1086
1087Fri Jul 26 11:47:10 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1088
1089 * d10v.h (OPERAND_SHIFT): New operand flag.
1090
1091Thu Jul 25 12:06:22 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1092
1093 * d10v.h: Changes for divs, parallel-only instructions, and
1094 signed numbers.
1095
1096Mon Jul 22 11:21:15 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1097
1098 * d10v.h (pd_reg): Define. Putting the definition here allows
1099 the assembler and disassembler to share the same struct.
1100
1101Mon Jul 22 12:15:25 1996 Ian Lance Taylor <ian@cygnus.com>
1102
1103 * i960.h (i960_opcodes): "halt" takes an argument. From Stephen
1104 Williams <steve@icarus.com>.
1105
1106Wed Jul 17 14:46:38 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1107
1108 * d10v.h: New file.
1109
1110Thu Jul 11 12:09:15 1996 Jeffrey A Law (law@cygnus.com)
1111
1112 * h8300.h (band, bclr): Force high bit of immediate nibble to zero.
1113
1114Wed Jul 3 14:30:12 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1115
1116 * m68k.h (mcf5200): New macro.
1117 Document names of coldfire control registers.
1118
1119Tue Jul 2 23:05:45 1996 Jeffrey A Law (law@cygnus.com)
1120
1121 * h8300.h (SRC_IN_DST): Define.
1122
1123 * h8300.h (UNOP3): Mark the register operand in this insn
1124 as a source operand, not a destination operand.
1125 (SHIFT_2, SHIFT_IMM): Remove. Eliminate all references.
1126 (UNOP3): Change SHIFT_IMM to IMM for H8/S bitops. Mark
1127 register operand with SRC_IN_DST.
1128
1129Fri Jun 21 13:52:17 1996 Richard Henderson <rth@tamu.edu>
1130
1131 * alpha.h: New file.
1132
1133Thu Jun 20 15:02:57 1996 Ian Lance Taylor <ian@cygnus.com>
1134
1135 * rs6k.h: Remove obsolete file.
1136
1137Wed Jun 19 15:29:38 1996 Ian Lance Taylor <ian@cygnus.com>
1138
1139 * i386.h: Correct opcode values for faddp, fsubp, fsubrp, fmulp,
1140 fdivp, and fdivrp. Add ffreep.
1141
1142Tue Jun 18 16:06:00 1996 Jeffrey A. Law <law@rtl.cygnus.com>
1143
1144 * h8300.h: Reorder various #defines for readability.
1145 (ABS32SRC, ABS32DST, DSP32LIST, ABS32LIST, A32LIST): Define.
1146 (BITOP): Accept additional (unused) argument. All callers changed.
1147 (EBITOP): Likewise.
1148 (O_LAST): Bump.
1149 (ldc, stc, movb, movw, movl): Use 32bit offsets and absolutes.
1150
1151 * h8300.h (EXR, SHIFT_2, MACREG, SHIFT_IMM, RDINC): Define.
1152 (O_TAS, O_CLRMAC, O_LDMAC, O_MAC, O_LDM, O_STM): Define.
1153 (BITOP, EBITOP): Handle new H8/S addressing modes for
1154 bit insns.
1155 (UNOP3): Handle new shift/rotate insns on the H8/S.
1156 (insns using exr): New instructions.
1157 (tas, mac, ldmac, clrmac, ldm, stm): New instructions.
1158
1159Thu May 23 16:56:48 1996 Jeffrey A Law (law@cygnus.com)
1160
1161 * h8300.h (add.l): Undo Apr 5th change. The manual I had
1162 was incorrect.
1163
1164Mon May 6 23:38:22 1996 Jeffrey A Law (law@cygnus.com)
1165
1166 * h8300.h (START): Remove.
1167 (MEMRELAX): Define. Mark absolute memory operands in mov.b, mov.w
1168 and mov.l insns that can be relaxed.
1169
1170Tue Apr 30 18:30:58 1996 Ian Lance Taylor <ian@cygnus.com>
1171
1172 * i386.h: Remove Abs32 from lcall.
1173
1174Mon Apr 22 17:09:23 1996 Doug Evans <dje@blues.cygnus.com>
1175
1176 * sparc.h (SPARC_OPCODE_ARCH_V9_P): New macro.
1177 (SLCPOP): New macro.
1178 Mark X,Y opcode letters as in use.
1179
1180Thu Apr 11 17:28:18 1996 Ian Lance Taylor <ian@cygnus.com>
1181
1182 * sparc.h (F_FLOAT, F_FBR): Define.
1183
1184Fri Apr 5 16:55:34 1996 Jeffrey A Law (law@cygnus.com)
1185
1186 * h8300.h (ABS8MEM): Renamed from ABSMOV. Remove ABSMOV
1187 from all insns.
1188 (ABS8SRC,ABS8DST): Add ABS8MEM.
1189 (add.l): Fix reg+reg variant.
1190 (eepmov.w): Renamed from eepmovw.
1191 (ldc,stc): Fix many cases.
1192
1193Sun Mar 31 13:30:03 1996 Doug Evans <dje@canuck.cygnus.com>
1194
1195 * sparc.h (SPARC_OPCODE_ARCH_MASK): New macro.
1196
1197Thu Mar 7 15:08:23 1996 Doug Evans <dje@charmed.cygnus.com>
1198
1199 * sparc.h (O): Mark operand letter as in use.
1200
1201Tue Feb 20 20:46:21 1996 Doug Evans <dje@charmed.cygnus.com>
1202
1203 * sparc.h (sparc_{encode,decode}_sparclet_cpreg): Declare.
1204 Mark operand letters uU as in use.
1205
1206Mon Feb 19 01:59:08 1996 Doug Evans <dje@charmed.cygnus.com>
1207
1208 * sparc.h (sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_SPARCLET.
1209 (sparc_opcode_arch): Delete member `conflicts'. Add `supported'.
1210 (SPARC_OPCODE_SUPPORTED): New macro.
1211 (SPARC_OPCODE_CONFLICT_P): Rewrite.
1212 (F_NOTV9): Delete.
1213
1214Fri Feb 16 12:23:34 1996 Jeffrey A Law (law@cygnus.com)
1215
1216 * sparc.h (sparc_opcode_lookup_arch) Make return type in
1217 declaration consistent with return type in definition.
1218
1219Wed Feb 14 18:14:11 1996 Alan Modra <alan@spri.levels.unisa.edu.au>
1220
1221 * i386.h (i386_optab): Remove Data32 from pushf and popf.
1222
1223Thu Feb 8 14:27:21 1996 James Carlson <carlson@xylogics.com>
1224
1225 * i386.h (i386_regtab): Add 80486 test registers.
1226
1227Mon Feb 5 18:35:46 1996 Ian Lance Taylor <ian@cygnus.com>
1228
1229 * i960.h (I_HX): Define.
1230 (i960_opcodes): Add HX instruction.
1231
1232Mon Jan 29 12:43:39 1996 Ken Raeburn <raeburn@cygnus.com>
1233
1234 * i386.h: Fix waiting forms of finit, fstenv, fsave, fstsw, fstcw,
1235 and fclex.
1236
1237Wed Jan 24 22:36:59 1996 Doug Evans <dje@charmed.cygnus.com>
1238
1239 * sparc.h (enum sparc_opcode_arch_val): Replaces sparc_architecture.
1240 (SPARC_OPCODE_CONFLICT_P): Renamed from ARCHITECTURES_CONFLICT_P.
1241 (bfd_* defines): Delete.
1242 (sparc_opcode_archs): Replaces architecture_pname.
1243 (sparc_opcode_lookup_arch): Declare.
1244 (NUMOPCODES): Delete.
1245
1246Mon Jan 22 08:24:32 1996 Doug Evans <dje@charmed.cygnus.com>
1247
1248 * sparc.h (enum sparc_architecture): Add v9a.
1249 (ARCHITECTURES_CONFLICT_P): Update.
1250
1251Thu Dec 28 13:27:53 1995 John Hassey <hassey@rtp.dg.com>
1252
1253 * i386.h: Added Pentium Pro instructions.
1254
1255Thu Nov 2 22:59:22 1995 Ian Lance Taylor <ian@cygnus.com>
1256
1257 * m68k.h: Document new 'W' operand place.
1258
1259Tue Oct 24 10:49:10 1995 Jeffrey A Law (law@cygnus.com)
1260
1261 * hppa.h: Add lci and syncdma instructions.
1262
1263Mon Oct 23 11:09:16 1995 James G. Smith <jsmith@pasanda.cygnus.co.uk>
1264
1265 * mips.h: Added INSN_4100 flag to mark NEC VR4100 specific
1266 instructions.
1267
1268Mon Oct 16 10:28:15 1995 Michael Meissner <meissner@tiktok.cygnus.com>
1269
1270 * ppc.h (PPC_OPCODE_{COMMON,ANY}): New opcode flags for
1271 assembler's -mcom and -many switches.
1272
1273Wed Oct 11 16:56:33 1995 Ken Raeburn <raeburn@cygnus.com>
1274
1275 * i386.h: Fix cmpxchg8b extension opcode description.
1276
1277Thu Oct 5 18:03:36 1995 Ken Raeburn <raeburn@cygnus.com>
1278
1279 * i386.h: Add Pentium instructions wrmsr, rdtsc, rdmsr, cmpxchg8b,
1280 and register cr4.
1281
1282Tue Sep 19 15:26:43 1995 Ian Lance Taylor <ian@cygnus.com>
1283
1284 * m68k.h: Change comment: split type P into types 0, 1 and 2.
1285
1286Wed Aug 30 13:50:55 1995 Doug Evans <dje@canuck.cygnus.com>
1287
1288 * sparc.h (sparc_{encode,decode}_prefetch): Declare.
1289
1290Tue Aug 29 15:34:58 1995 Doug Evans <dje@canuck.cygnus.com>
1291
1292 * sparc.h (sparc_{encode,decode}_{asi,membar}): Declare.
1293
1294Wed Aug 2 18:32:19 1995 Ian Lance Taylor <ian@cygnus.com>
1295
1296 * m68kmri.h: Remove.
1297
1298 * m68k.h: Move tables into opcodes/m68k-opc.c, leaving just the
1299 declarations. Remove F_ALIAS and flag field of struct
1300 m68k_opcode. Change arch field of struct m68k_opcode to unsigned
1301 int. Make name and args fields of struct m68k_opcode const.
1302
1303Wed Aug 2 08:16:46 1995 Doug Evans <dje@canuck.cygnus.com>
1304
1305 * sparc.h (F_NOTV9): Define.
1306
1307Tue Jul 11 14:20:42 1995 Jeff Spiegel <jeffs@lsil.com>
1308
1309 * mips.h (INSN_4010): Define.
1310
1311Wed Jun 21 18:49:51 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1312
1313 * m68k.h (TBL1): Reverse sense of "round" argument in result.
1314
1315 Changes from Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>:
1316 * m68k.h: Fix argument descriptions of coprocessor
1317 instructions to allow only alterable operands where appropriate.
1318 [!NO_DEFAULT_SIZES]: An omitted size defaults to `w'.
1319 (m68k_opcode_aliases): Add more aliases.
1320
1321Fri Apr 14 22:15:34 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1322
1323 * m68k.h: Added explcitly short-sized conditional branches, and a
1324 bunch of aliases (fmov*, ftest*, tdivul) to support gcc's
1325 svr4-based configurations.
1326
1327Mon Mar 13 21:30:01 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1328
1329 Mon Feb 27 08:36:39 1995 Bryan Ford <baford@cs.utah.edu>
1330 * i386.h: added missing Data16/Data32 flags to a few instructions.
1331
1332Wed Mar 8 15:19:53 1995 Ian Lance Taylor <ian@cygnus.com>
1333
1334 * mips.h (OP_MASK_FR, OP_SH_FR): Define.
1335 (OP_MASK_BCC, OP_SH_BCC): Define.
1336 (OP_MASK_PREFX, OP_SH_PREFX): Define.
1337 (OP_MASK_CCC, OP_SH_CCC): Define.
1338 (INSN_READ_FPR_R): Define.
1339 (INSN_RFE): Delete.
1340
1341Wed Mar 8 03:13:23 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1342
1343 * m68k.h (enum m68k_architecture): Deleted.
1344 (struct m68k_opcode_alias): New type.
1345 (m68k_opcodes): Now const. Deleted opcode aliases with exactly
1346 matching constraints, values and flags. As a side effect of this,
1347 the MOTOROLA_SYNTAX_ONLY and MIT_SYNTAX_ONLY macros, which so far
1348 as I know were never used, now may need re-examining.
1349 (numopcodes): Now const.
1350 (m68k_opcode_aliases, numaliases): New variables.
1351 (endop): Deleted.
1352 [DONT_DEFINE_TABLE]: Declare numopcodes, numaliases, and
1353 m68k_opcode_aliases; update declaration of m68k_opcodes.
1354
1355Mon Mar 6 10:02:00 1995 Jeff Law (law@snake.cs.utah.edu)
1356
1357 * hppa.h (delay_type): Delete unused enumeration.
1358 (pa_opcode): Replace unused delayed field with an architecture
1359 field.
1360 (pa_opcodes): Mark each instruction as either PA1.0 or PA1.1.
1361
1362Fri Mar 3 16:10:24 1995 Ian Lance Taylor <ian@cygnus.com>
1363
1364 * mips.h (INSN_ISA4): Define.
1365
1366Fri Feb 24 19:13:37 1995 Ian Lance Taylor <ian@cygnus.com>
1367
1368 * mips.h (M_DLA_AB, M_DLI): Define.
1369
1370Thu Feb 23 17:33:09 1995 Jeff Law (law@snake.cs.utah.edu)
1371
1372 * hppa.h (fstwx): Fix single-bit error.
1373
1374Wed Feb 15 12:19:52 1995 Ian Lance Taylor <ian@cygnus.com>
1375
1376 * mips.h (M_ULD, M_ULD_A, M_USD, M_USD_A): Define.
1377
1378Mon Feb 6 10:35:23 1995 J.T. Conklin <jtc@rtl.cygnus.com>
1379
1380 * i386.h: added cpuid instruction , and dr[0-7] aliases for the
1381 debug registers. From Charles Hannum (mycroft@netbsd.org).
1382
1383Mon Feb 6 03:31:54 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1384
1385 Changes from Bryan Ford <baford@schirf.cs.utah.edu> for 16-bit
1386 i386 support:
1387 * i386.h (MOV_AX_DISP32): New macro.
1388 (i386_optab): Added Data16 and Data32 as needed. Added "w" forms
1389 of several call/return instructions.
1390 (ADDR_PREFIX_OPCODE): New macro.
1391
1392Mon Jan 23 16:45:43 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1393
1394 Sat Jan 21 17:50:38 1995 Pat Rankin (rankin@eql.caltech.edu)
1395
1396 * ../include/opcode/vax.h (struct vot_wot, field `args'): make
1397 it pointer to const char;
1398 (struct vot, field `name'): ditto.
1399
1400Thu Jan 19 14:47:53 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1401
1402 * vax.h: Supply and properly group all values in end sentinel.
1403
1404Tue Jan 17 10:55:30 1995 Ian Lance Taylor <ian@sanguine.cygnus.com>
1405
1406 * mips.h (INSN_ISA, INSN_4650): Define.
1407
1408Wed Oct 19 13:34:17 1994 Ian Lance Taylor <ian@sanguine.cygnus.com>
1409
1410 * a29k.h: Add operand type 'I' for `inv' and `iretinv'. On
1411 systems with a separate instruction and data cache, such as the
1412 29040, these instructions take an optional argument.
1413
1414Wed Sep 14 17:44:20 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1415
1416 * mips.h (INSN_STORE_MEMORY): Correct value to not conflict with
1417 INSN_TRAP.
1418
1419Tue Sep 6 11:39:08 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1420
1421 * mips.h (INSN_STORE_MEMORY): Define.
1422
1423Thu Jul 28 19:28:07 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1424
1425 * sparc.h: Document new operand type 'x'.
1426
1427Tue Jul 26 17:48:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1428
1429 * i960.h (I_CX2): New instruction category. It includes
1430 instructions available on Cx and Jx processors.
1431 (I_JX): New instruction category, for JX-only instructions.
1432 (i960_opcodes): Put eshro and sysctl in I_CX2 category. Added
1433 Jx-only instructions, in I_JX category.
1434
1435Wed Jul 13 18:43:47 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1436
1437 * ns32k.h (endop): Made pointer const too.
1438
1439Sun Jul 10 11:01:09 1994 Ian Dall (dall@hfrd.dsto.gov.au)
1440
1441 * ns32k.h: Drop Q operand type as there is no correct use
1442 for it. Add I and Z operand types which allow better checking.
1443
1444Thu Jul 7 12:34:48 1994 Steve Chamberlain (sac@jonny.cygnus.com)
1445
1446 * h8300.h (xor.l) :fix bit pattern.
1447 (L_2): New size of operand.
1448 (trapa): Use it.
1449
1450Fri Jun 10 16:38:11 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1451
1452 * m68k.h: Move "trap" before "tpcc" to change disassembly.
1453
1454Fri Jun 3 15:57:36 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1455
1456 * sparc.h: Include v9 definitions.
1457
1458Thu Jun 2 12:23:17 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1459
1460 * m68k.h (m68060): Defined.
1461 (m68040up, mfloat, mmmu): Include it.
1462 (struct m68k_opcode): Widen `arch' field.
1463 (m68k_opcodes): Updated for M68060. Removed comments that were
1464 instructions commented out by "JF" years ago.
1465
1466Thu Apr 28 18:31:14 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1467
1468 * m68k.h (struct m68k_opcode): Shorten `arch' field to 8 bits, and
1469 add a one-bit `flags' field.
1470 (F_ALIAS): New macro.
1471
1472Wed Apr 27 11:29:52 1994 Steve Chamberlain (sac@cygnus.com)
1473
1474 * h8300.h (dec, inc): Get encoding right.
1475
1476Mon Apr 4 13:12:43 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1477
1478 * ppc.h (struct powerpc_operand): Removed signedp field; just use
1479 a flag instead.
1480 (PPC_OPERAND_SIGNED): Define.
1481 (PPC_OPERAND_SIGNOPT): Define.
1482
1483Thu Mar 31 19:34:08 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1484
1485 * i386.h (IS_JUMP_ON_ECX_ZERO, "jcxz" pattern): Operand size
1486 prefix is 0x66, not 0x67. Patch from H.J. Lu (hlu@nynexst.com).
1487
1488Thu Mar 3 15:51:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1489
1490 * i386.h: Reverse last change. It'll be handled in gas instead.
1491
1492Thu Feb 24 15:29:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1493
1494 * i386.h (sar): Disabled the two-operand Imm1 form, since it was
1495 slower on the 486 and used the implicit shift count despite the
1496 explicit operand. The one-operand form is still available to get
1497 the shorter form with the implicit shift count.
1498
1499Thu Feb 17 12:27:52 1994 Torbjorn Granlund (tege@mexican.cygnus.com)
1500
1501 * hppa.h: Fix typo in fstws arg string.
1502
1503Wed Feb 9 21:23:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1504
1505 * ppc.h (struct powerpc_opcode): Make operands field unsigned.
1506
1507Mon Feb 7 19:14:58 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1508
1509 * ppc.h (PPC_OPCODE_601): Define.
1510
1511Fri Feb 4 23:43:50 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1512
1513 * hppa.h (addb): Use '@' for addb and addib pseudo ops.
1514 (so we can determine valid completers for both addb and addb[tf].)
1515
1516 * hppa.h (xmpyu): No floating point format specifier for the
1517 xmpyu instruction.
1518
1519Fri Feb 4 23:36:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1520
1521 * ppc.h (PPC_OPERAND_NEXT): Define.
1522 (PPC_OPERAND_NEGATIVE): Change value to make room for above.
1523 (struct powerpc_macro): Define.
1524 (powerpc_macros, powerpc_num_macros): Declare.
1525
1526Fri Jan 21 19:13:50 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1527
1528 * ppc.h: New file. Header file for PowerPC opcode table.
1529
1530Mon Jan 17 00:14:23 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1531
1532 * hppa.h: More minor template fixes for sfu and copr (to allow
1533 for easier disassembly).
1534
1535 * hppa.h: Fix templates for all the sfu and copr instructions.
1536
1537Wed Dec 15 15:12:42 1993 Ken Raeburn (raeburn@cujo.cygnus.com)
1538
1539 * i386.h (push): Permit Imm16 operand too.
1540
1541Sat Dec 11 16:14:06 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1542
1543 * h8300.h (andc): Exists in base arch.
1544
1545Wed Dec 1 12:15:32 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1546
1547 * From Hisashi MINAMINO <minamino@sramhc.sra.co.jp>
1548 * hppa.h: #undef NONE to avoid conflict with hiux include files.
1549
1550Sun Nov 21 22:06:57 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1551
1552 * hppa.h: Add FP quadword store instructions.
1553
1554Wed Nov 17 17:13:16 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1555
1556 * mips.h: (M_J_A): Added.
1557 (M_LA): Removed.
1558
1559Mon Nov 8 12:12:47 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1560
1561 * mips.h (OP_MASK_CACHE, OP_SH_CACHE): Define. From Ted Lemon
1562 <mellon@pepper.ncd.com>.
1563
1564Sun Nov 7 00:30:11 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1565
1566 * hppa.h: Immediate field in probei instructions is unsigned,
1567 not low-sign extended.
1568
1569Wed Nov 3 10:30:00 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1570
1571 * m88k.h (RRI10MASK): Change from 0xfc00ffe0 to 0xfc00fc00.
1572
1573Tue Nov 2 12:41:30 1993 Ken Raeburn (raeburn@rover.cygnus.com)
1574
1575 * i386.h: Add "fxch" without operand.
1576
1577Mon Nov 1 18:13:03 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1578
1579 * mips.h (M_JAL_1, M_JAL_2, M_JAL_A): Added.
1580
1581Sat Oct 2 22:26:11 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1582
1583 * hppa.h: Add gfw and gfr to the opcode table.
1584
1585Wed Sep 29 16:23:00 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1586
1587 * m88k.h: extended to handle m88110.
1588
1589Tue Sep 28 19:19:08 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1590
1591 * hppa.h (be, ble): Use operand type 'z' to denote absolute branch
1592 addresses.
1593
1594Tue Sep 14 14:04:35 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1595
1596 * i960.h (i960_opcodes): Properly bracket initializers.
1597
1598Mon Sep 13 12:50:52 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1599
1600 * m88k.h (BOFLAG): rewrite to avoid nested comment.
1601
1602Mon Sep 13 15:46:06 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1603
1604 * m68k.h (two): Protect second argument with parentheses.
1605
1606Fri Sep 10 16:29:47 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1607
1608 * i386.h (i386_optab): Added new instruction "rsm" (for i386sl).
1609 Deleted old in/out instructions in "#if 0" section.
1610
1611Thu Sep 9 17:42:19 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1612
1613 * i386.h (i386_optab): Properly bracket initializers.
1614
1615Wed Aug 25 13:50:56 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1616
1617 * hppa.h (pa_opcode): Use '|' for movb and movib insns. (From
1618 Jeff Law, law@cs.utah.edu).
1619
1620Mon Aug 23 16:55:03 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1621
1622 * i386.h (lcall): Accept Imm32 operand also.
1623
1624Mon Aug 23 12:43:11 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1625
1626 * mips.h (M_ABSU): Removed (absolute value of unsigned number??).
1627 (M_DABS): Added.
1628
1629Thu Aug 19 15:08:37 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1630
1631 * mips.h (INSN_*): Changed values. Removed unused definitions.
1632 Added INSN_COND_BRANCH_LIKELY, INSN_ISA2 and INSN_ISA3. Split
1633 INSN_LOAD_DELAY into INSN_LOAD_MEMORY_DELAY and
1634 INSN_LOAD_COPROC_DELAY. Split INSN_COPROC_DELAY into
1635 INSN_COPROC_MOVE_DELAY and INSN_COPROC_MEMORY_DELAY.
1636 (M_*): Added new values for r6000 and r4000 macros.
1637 (ANY_DELAY): Removed.
1638
1639Wed Aug 18 15:37:48 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1640
1641 * mips.h: Added M_LI_S and M_LI_SS.
1642
1643Tue Aug 17 07:08:08 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1644
1645 * h8300.h: Get some rare mov.bs correct.
1646
1647Thu Aug 5 09:15:17 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1648
1649 * sparc.h: Don't define const ourself; rely on ansidecl.h having
1650 been included.
1651
1652Fri Jul 30 18:41:11 1993 John Gilmore (gnu@cygnus.com)
1653
1654 * sparc.h (F_JSR, F_UNBR, F_CONDBR): Add new flags to mark
1655 jump instructions, for use in disassemblers.
1656
1657Thu Jul 22 07:25:27 1993 Ian Lance Taylor (ian@cygnus.com)
1658
1659 * m88k.h: Make bitfields just unsigned, not unsigned long or
1660 unsigned short.
1661
1662Wed Jul 21 11:55:31 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1663
1664 * hppa.h: New argument type 'y'. Use in various float instructions.
1665
1666Mon Jul 19 17:17:03 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1667
1668 * hppa.h (break): First immediate field is unsigned.
1669
1670 * hppa.h: Add rfir instruction.
1671
1672Sun Jul 18 16:28:08 1993 Jim Kingdon (kingdon@rtl.cygnus.com)
1673
1674 * mips.h: Split the actual table out into ../../opcodes/mips-opc.c.
1675
1676Fri Jul 16 09:59:29 1993 Ian Lance Taylor (ian@cygnus.com)
1677
1678 * mips.h: Reworked the hazard information somewhat, and fixed some
1679 bugs in the instruction hazard descriptions.
1680
1681Thu Jul 15 12:42:01 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1682
1683 * m88k.h: Corrected a couple of opcodes.
1684
1685Tue Jul 6 15:17:35 1993 Ian Lance Taylor (ian@cygnus.com)
1686
1687 * mips.h: Replaced with version from Ralph Campbell and OSF. The
1688 new version includes instruction hazard information, but is
1689 otherwise reasonably similar.
1690
1691Thu Jul 1 20:36:17 1993 Doug Evans (dje@canuck.cygnus.com)
1692
1693 * h8300.h: Fix typo in UNOP3 (affected sh[al][lr].l).
1694
1695Fri Jun 11 18:38:44 1993 Ken Raeburn (raeburn@cygnus.com)
1696
1697 Patches from Jeff Law, law@cs.utah.edu:
1698 * hppa.h: Clean up some of the OLD_TABLE, non-OLD_TABLE braindamage.
1699 Make the tables be the same for the following instructions:
1700 "bb", "addb[tf]", "addib[tf]", "add", "add[loc]", "addco",
1701 "sh[123]add", "sh[123]add[lo]", "sub", "sub[obt]", "sub[bt]o",
1702 "ds", "comclr", "addi", "addi[ot]", "addito", "subi", "subio",
1703 "comiclr", "fadd", "fsub", "fmpy", "fdiv", "fsqrt", "fabs",
1704 "frnd", "fcpy", "fcnvff", "fcnvxf", "fcnvfx", "fcnvfxt",
1705 "fcmp", and "ftest".
1706
1707 * hppa.h: Make new and old tables the same for "break", "mtctl",
1708 "mfctl", "bb", "ssm", "rsm", "xmpyu", "fmpyadd", "fmpysub".
1709 Fix typo in last patch. Collapse several #ifdefs into a
1710 single #ifdef.
1711
1712 * hppa.h: Delete remaining OLD_TABLE code. Bring some
1713 of the comments up-to-date.
1714
1715 * hppa.h: Update "free list" of letters and update
1716 comments describing each letter's function.
1717
1718Fri Jun 4 15:41:37 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1719
1720 * h8300.h: checkpoint, includes H8/300-H opcodes.
1721
1722Thu Jun 3 15:42:59 1993 Stu Grossman (grossman@cygnus.com)
1723
1724 * Patches from Jeffrey Law <law@cs.utah.edu>.
1725 * hppa.h: Rework single precision FP
1726 instructions so that they correctly disassemble code
1727 PA1.1 code.
1728
1729Thu May 27 19:21:22 1993 Bruce Bauman (boot@osf.org)
1730
1731 * i386.h (i386_optab, mov pattern): Remove Mem16 restriction from
1732 mov to allow instructions like mov ss,xyz(ecx) to assemble.
1733
1734Tue May 25 00:39:40 1993 Ken Raeburn (raeburn@cygnus.com)
1735
1736 * hppa.h: Use new version from Utah if OLD_TABLE isn't defined;
1737 gdb will define it for now.
1738
1739Mon May 24 15:20:06 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1740
1741 * sparc.h: Don't end enumerator list with comma.
1742
1743Fri May 14 15:15:50 1993 Ian Lance Taylor (ian@cygnus.com)
1744
1745 * Based on patches from davidj@ICSI.Berkeley.EDU (David Johnson):
1746 * mips.h (OP_MASK_COPZ, OP_SH_COPZ): Define.
1747 ("bc2t"): Correct typo.
1748 ("[ls]wc[023]"): Use T rather than t.
1749 ("c[0123]"): Define general coprocessor instructions.
1750
1751Mon May 10 06:02:25 1993 Ken Raeburn (raeburn@kr-pc.cygnus.com)
1752
1753 * m68k.h: Move split point for gcc compilation more towards
1754 middle.
1755
1756Fri Apr 9 13:26:16 1993 Jim Kingdon (kingdon@cygnus.com)
1757
1758 * rs6k.h: Clean up instructions for primary opcode 19 (many were
1759 simply wrong, ics, rfi, & rfsvc were missing).
1760 Add "a" to opr_ext for "bb". Doc fix.
1761
1762Thu Mar 18 13:45:31 1993 Per Bothner (bothner@rtl.cygnus.com)
1763
1764 * i386.h: 486 extensions from John Hassey (hassey@dg-rtp.dg.com).
1765 * mips.h: Add casts, to suppress warnings about shifting too much.
1766 * m68k.h: Document the placement code '9'.
1767
1768Thu Feb 18 02:03:14 1993 John Gilmore (gnu@cygnus.com)
1769
1770 * m68k.h (BREAK_UP_BIG_DECL, AND_OTHER_PART): Add kludge which
1771 allows callers to break up the large initialized struct full of
1772 opcodes into two half-sized ones. This permits GCC to compile
1773 this module, since it takes exponential space for initializers.
1774 (numopcodes, endop): Revise to use AND_OTHER_PART in size calcs.
1775
1776Thu Feb 4 02:06:56 1993 John Gilmore (gnu@cygnus.com)
1777
1778 * a29k.h: Remove RCS crud, update GPL to v2, update copyrights.
1779 * convex.h: Added, from GDB's convx-opcode.h. Added CONST to all
1780 initialized structs in it.
1781
1782Thu Jan 28 21:32:22 1993 John Gilmore (gnu@cygnus.com)
1783
1784 Delta 88 changes inspired by Carl Greco, <cgreco@Creighton.Edu>:
1785 * m88k.h (PMEM): Avoid previous definition from <sys/param.h>.
1786 (AND): Change to AND_ to avoid ansidecl.h `AND' conflict.
1787
1788Sat Jan 23 18:10:49 PST 1993 Ralph Campbell (ralphc@pyramid.com)
1789
1790 * mips.h: document "i" and "j" operands correctly.
1791
1792Thu Jan 7 15:58:13 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1793
1794 * mips.h: Removed endianness dependency.
1795
1796Sun Jan 3 14:13:35 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1797
1798 * h8300.h: include info on number of cycles per instruction.
1799
1800Mon Dec 21 21:29:08 1992 Stu Grossman (grossman at cygnus.com)
1801
1802 * hppa.h: Move handy aliases to the front. Fix masks for extract
1803 and deposit instructions.
1804
1805Sat Dec 12 16:09:48 1992 Ian Lance Taylor (ian@cygnus.com)
1806
1807 * i386.h: accept shld and shrd both with and without the shift
1808 count argument, which is always %cl.
1809
1810Fri Nov 27 17:13:18 1992 Ken Raeburn (raeburn at cygnus.com)
1811
1812 * i386.h (i386_optab_end, i386_regtab_end): Now const.
1813 (one_byte_segment_defaults, two_byte_segment_defaults,
1814 i386_prefixtab_end): Ditto.
1815
1816Mon Nov 23 10:47:25 1992 Ken Raeburn (raeburn@cygnus.com)
1817
1818 * vax.h (bb*): Use "v" (bitfield type), not "a" (address operand)
1819 for operand 2; from John Carr, jfc@dsg.dec.com.
1820
1821Wed Nov 4 07:36:49 1992 Ken Raeburn (raeburn@cygnus.com)
1822
1823 * m68k.h: Define FIXED_SIZE_BRANCH, so bsr and bra instructions
1824 always use 16-bit offsets. Makes calculated-size jump tables
1825 feasible.
1826
1827Fri Oct 16 22:52:43 1992 Ken Raeburn (raeburn@cygnus.com)
1828
1829 * i386.h: Fix one-operand forms of in* and out* patterns.
1830
1831Tue Sep 22 14:08:14 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
1832
1833 * m68k.h: Added CPU32 support.
1834
1835Tue Sep 22 00:38:41 1992 John Gilmore (gnu@cygnus.com)
1836
1837 * mips.h (break): Disassemble the argument. Patch from
1838 jonathan@cs.stanford.edu (Jonathan Stone).
1839
1840Wed Sep 9 11:25:28 1992 Ian Lance Taylor (ian@cygnus.com)
1841
1842 * m68k.h: merged Motorola and MIT syntax.
1843
1844Thu Sep 3 09:33:22 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1845
1846 * m68k.h (pmove): make the tests less strict, the 68k book is
1847 wrong.
1848
1849Tue Aug 25 23:25:19 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
1850
1851 * m68k.h (m68ec030): Defined as alias for 68030.
1852 (m68k_opcodes): New type characters "3" for 68030 MMU regs and "t"
1853 for immediate 0-7 added. Set up some opcodes (ptest, bkpt) to use
1854 them. Tightened description of "fmovex" to distinguish it from
1855 some "pmove" encodings. Added "pmove" for 68030 MMU regs, cleaned
1856 up descriptions that claimed versions were available for chips not
1857 supporting them. Added "pmovefd".
1858
1859Mon Aug 24 12:04:51 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1860
1861 * m68k.h: fix where the . goes in divull
1862
1863Wed Aug 19 11:22:24 1992 Ian Lance Taylor (ian@cygnus.com)
1864
1865 * m68k.h: the cas2 instruction is supposed to be written with
1866 indirection on the last two operands, which can be either data or
1867 address registers. Added a new operand type 'r' which accepts
1868 either register type. Added new cases for cas2l and cas2w which
1869 use them. Corrected masks for cas2 which failed to recognize use
1870 of address register.
1871
1872Fri Aug 14 14:20:38 1992 Per Bothner (bothner@cygnus.com)
1873
1874 * m68k.h: Merged in patches (mostly m68040-specific) from
1875 Colin Smith <colin@wrs.com>.
1876
1877 * m68k.h: Merged m68kmri.h and m68k.h (using the former as a
1878 base). Also cleaned up duplicates, re-ordered instructions for
1879 the sake of dis-assembling (so aliases come after standard names).
1880 * m68kmri.h: Now just defines some macros, and #includes m68k.h.
1881
1882Wed Aug 12 16:38:15 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1883
1884 * m68kmri.h: added various opcodes. Moved jbxx to bxxes. Filled in
1885 all missing .s
1886
1887Mon Aug 10 23:22:33 1992 Ken Raeburn (raeburn@cygnus.com)
1888
1889 * sparc.h: Moved tables to BFD library.
1890
1891 * i386.h (i386_optab): Add fildq, fistpq aliases used by gcc.
1892
1893Sun Jun 28 13:29:03 1992 Fred Fish (fnf@cygnus.com)
1894
1895 * h8300.h: Finish filling in all the holes in the opcode table,
1896 so that the Lucid C compiler can digest this as well...
1897
1898Fri Jun 26 21:27:17 1992 John Gilmore (gnu at cygnus.com)
1899
1900 * i386.h: Add setc, setnc, addr16, data16, repz, repnz aliases.
1901 Fix opcodes on various sizes of fild/fist instructions
1902 (16bit=no suffix, 32bit="l" suffix, 64bit="ll" suffix).
1903 Use tabs to indent for comments. Fixes suggested by Minh Tran-Le.
1904
1905Thu Jun 25 16:13:26 1992 Stu Grossman (grossman at cygnus.com)
1906
1907 * h8300.h: Fill in all the holes in the opcode table so that the
1908 losing HPUX C compiler can digest this...
1909
1910Thu Jun 11 12:15:25 1992 John Gilmore (gnu at cygnus.com)
1911
1912 * mips.h: Fix decoding of coprocessor instructions, somewhat.
1913 (Fix by Eric Anderson, 3jean@maas-neotek.arc.nasa.gov.)
1914
1915Thu May 28 11:17:44 1992 Jim Wilson (wilson@sphagnum.cygnus.com)
1916
1917 * sparc.h: Add new architecture variant sparclite; add its scan
1918 and divscc opcodes. Define ARCHITECTURES_CONFLICT_P macro.
1919
1920Tue May 5 14:23:27 1992 Per Bothner (bothner@rtl.cygnus.com)
1921
1922 * mips.h: Add some more opcode synonyms (from Frank Yellin,
1923 fy@lucid.com).
1924
1925Thu Apr 16 18:25:26 1992 Per Bothner (bothner@cygnus.com)
1926
1927 * rs6k.h: New version from IBM (Metin).
1928
1929Thu Apr 9 00:31:19 1992 Per Bothner (bothner@rtl.cygnus.com)
1930
1931 * rs6k.h: Fix incorrect extended opcode for instructions `fm'
1932 and `fd'. (From metin@ibmpa.awdpa.ibm.com (Metin G. Ozisik).)
1933
1934Tue Apr 7 13:38:47 1992 Stu Grossman (grossman at cygnus.com)
1935
1936 * rs6k.h: Move from ../../gdb/rs6k-opcode.h.
1937
1938Fri Apr 3 11:30:20 1992 Fred Fish (fnf@cygnus.com)
1939
1940 * m68k.h (one, two): Cast macro args to unsigned to suppress
1941 complaints from compiler and lint about integer overflow during
1942 shift.
1943
1944Sun Mar 29 12:22:08 1992 John Gilmore (gnu at cygnus.com)
1945
1946 * sparc.h (OP): Avoid signed overflow when shifting to high order bit.
1947
1948Fri Mar 6 00:22:38 1992 John Gilmore (gnu at cygnus.com)
1949
1950 * mips.h: Make bitfield layout depend on the HOST compiler,
1951 not on the TARGET system.
1952
1953Fri Feb 21 01:29:51 1992 K. Richard Pixley (rich@cygnus.com)
1954
1955 * i386.h: added inb, inw, outb, outw opcodes, added att syntax for
1956 scmp, slod, smov, ssca, ssto. Curtesy Minh Tran-Le
1957 <TRANLE@INTELLICORP.COM>.
1958
1959Thu Jan 30 07:31:44 1992 Steve Chamberlain (sac at rtl.cygnus.com)
1960
1961 * h8300.h: turned op_type enum into #define list
1962
1963Thu Jan 30 01:07:24 1992 John Gilmore (gnu at cygnus.com)
1964
1965 * sparc.h: Remove "cypress" architecture. Remove "fitox" and
1966 similar instructions -- they've been renamed to "fitoq", etc.
1967 REALLY fix tsubcctv. Fix "fcmpeq" and "fcmpq" which had wrong
1968 number of arguments.
1969 * h8300.h: Remove extra ; which produces compiler warning.
1970
1971Tue Jan 28 22:59:22 1992 Stu Grossman (grossman at cygnus.com)
1972
1973 * sparc.h: fix opcode for tsubcctv.
1974
1975Tue Jan 7 17:19:39 1992 K. Richard Pixley (rich at cygnus.com)
1976
1977 * sparc.h: fba and cba are now aliases for fb and cb respectively.
1978
1979Fri Dec 27 10:55:50 1991 Per Bothner (bothner at cygnus.com)
1980
1981 * sparc.h (nop): Made the 'lose' field be even tighter,
1982 so only a standard 'nop' is disassembled as a nop.
1983
1984Sun Dec 22 12:18:18 1991 Michael Tiemann (tiemann at cygnus.com)
1985
1986 * sparc.h (nop): Add RD_GO to `lose' so that only %g0 in dest is
1987 disassembled as a nop.
1988
1989Tue Dec 10 00:22:20 1991 K. Richard Pixley (rich at rtl.cygnus.com)
1990
1991 * sparc.h: fix a typo.
1992
1993Sat Nov 30 20:40:51 1991 Steve Chamberlain (sac at rtl.cygnus.com)
1994
1995 * a29k.h, arm.h, h8300.h, i386.h, i860.h, i960.h , m68k.h,
1996 m88k.h, mips.h , np1.h, ns32k.h, pn.h, pyr.h, sparc.h, tahoe.h,
1997 vax.h, ChangeLog: renamed from ../<foo>-opcode.h
1998
1999\f
2000Local Variables:
2001version-control: never
2002End:
GDB Binutils - Deliverables
This page took 0.109204 seconds and 4 git commands to generate.