Commit | Line | Data |
---|---|---|
252b5132 | 1 | /* ppc.h -- Header file for PowerPC opcode table |
b84bf58a | 2 | Copyright 1994, 1995, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, |
aea77599 | 3 | 2007, 2008, 2009, 2010, 2012 Free Software Foundation, Inc. |
252b5132 RH |
4 | Written by Ian Lance Taylor, Cygnus Support |
5 | ||
e4e42b45 NC |
6 | This file is part of GDB, GAS, and the GNU binutils. |
7 | ||
8 | GDB, GAS, and the GNU binutils are free software; you can redistribute | |
9 | them and/or modify them under the terms of the GNU General Public | |
10 | License as published by the Free Software Foundation; either version 3, | |
11 | or (at your option) any later version. | |
12 | ||
13 | GDB, GAS, and the GNU binutils are distributed in the hope that they | |
14 | will be useful, but WITHOUT ANY WARRANTY; without even the implied | |
15 | warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See | |
16 | the GNU General Public License for more details. | |
17 | ||
18 | You should have received a copy of the GNU General Public License | |
19 | along with this file; see the file COPYING3. If not, write to the Free | |
20 | Software Foundation, 51 Franklin Street - Fifth Floor, Boston, | |
21 | MA 02110-1301, USA. */ | |
252b5132 RH |
22 | |
23 | #ifndef PPC_H | |
24 | #define PPC_H | |
25 | ||
b961e85b AM |
26 | #include "bfd_stdint.h" |
27 | ||
28 | typedef uint64_t ppc_cpu_t; | |
fa452fa6 | 29 | |
252b5132 RH |
30 | /* The opcode table is an array of struct powerpc_opcode. */ |
31 | ||
32 | struct powerpc_opcode | |
33 | { | |
34 | /* The opcode name. */ | |
35 | const char *name; | |
36 | ||
37 | /* The opcode itself. Those bits which will be filled in with | |
38 | operands are zeroes. */ | |
39 | unsigned long opcode; | |
40 | ||
41 | /* The opcode mask. This is used by the disassembler. This is a | |
42 | mask containing ones indicating those bits which must match the | |
43 | opcode field, and zeroes indicating those bits which need not | |
44 | match (and are presumably filled in by operands). */ | |
45 | unsigned long mask; | |
46 | ||
47 | /* One bit flags for the opcode. These are used to indicate which | |
48 | specific processors support the instructions. The defined values | |
49 | are listed below. */ | |
fa452fa6 | 50 | ppc_cpu_t flags; |
252b5132 | 51 | |
1cb0a767 PB |
52 | /* One bit flags for the opcode. These are used to indicate which |
53 | specific processors no longer support the instructions. The defined | |
54 | values are listed below. */ | |
55 | ppc_cpu_t deprecated; | |
56 | ||
252b5132 RH |
57 | /* An array of operand codes. Each code is an index into the |
58 | operand table. They appear in the order which the operands must | |
59 | appear in assembly code, and are terminated by a zero. */ | |
60 | unsigned char operands[8]; | |
61 | }; | |
62 | ||
63 | /* The table itself is sorted by major opcode number, and is otherwise | |
64 | in the order in which the disassembler should consider | |
65 | instructions. */ | |
66 | extern const struct powerpc_opcode powerpc_opcodes[]; | |
67 | extern const int powerpc_num_opcodes; | |
b9c361e0 JL |
68 | extern const struct powerpc_opcode vle_opcodes[]; |
69 | extern const int vle_num_opcodes; | |
252b5132 RH |
70 | |
71 | /* Values defined for the flags field of a struct powerpc_opcode. */ | |
72 | ||
73 | /* Opcode is defined for the PowerPC architecture. */ | |
68d23d21 | 74 | #define PPC_OPCODE_PPC 1 |
252b5132 RH |
75 | |
76 | /* Opcode is defined for the POWER (RS/6000) architecture. */ | |
68d23d21 | 77 | #define PPC_OPCODE_POWER 2 |
252b5132 RH |
78 | |
79 | /* Opcode is defined for the POWER2 (Rios 2) architecture. */ | |
68d23d21 | 80 | #define PPC_OPCODE_POWER2 4 |
252b5132 | 81 | |
252b5132 RH |
82 | /* Opcode is supported by the Motorola PowerPC 601 processor. The 601 |
83 | is assumed to support all PowerPC (PPC_OPCODE_PPC) instructions, | |
84 | but it also supports many additional POWER instructions. */ | |
bdc70b4a | 85 | #define PPC_OPCODE_601 8 |
252b5132 RH |
86 | |
87 | /* Opcode is supported in both the Power and PowerPC architectures | |
f2bae120 AM |
88 | (ie, compiler's -mcpu=common or assembler's -mcom). More than just |
89 | the intersection of PPC_OPCODE_PPC with the union of PPC_OPCODE_POWER | |
90 | and PPC_OPCODE_POWER2 because many instructions changed mnemonics | |
91 | between POWER and POWERPC. */ | |
bdc70b4a | 92 | #define PPC_OPCODE_COMMON 0x10 |
252b5132 RH |
93 | |
94 | /* Opcode is supported for any Power or PowerPC platform (this is | |
95 | for the assembler's -many option, and it eliminates duplicates). */ | |
bdc70b4a AM |
96 | #define PPC_OPCODE_ANY 0x20 |
97 | ||
98 | /* Opcode is only defined on 64 bit architectures. */ | |
99 | #define PPC_OPCODE_64 0x40 | |
252b5132 | 100 | |
45c18104 | 101 | /* Opcode is supported as part of the 64-bit bridge. */ |
bdc70b4a | 102 | #define PPC_OPCODE_64_BRIDGE 0x80 |
45c18104 | 103 | |
966f959b | 104 | /* Opcode is supported by Altivec Vector Unit */ |
bdc70b4a | 105 | #define PPC_OPCODE_ALTIVEC 0x100 |
418c1742 MG |
106 | |
107 | /* Opcode is supported by PowerPC 403 processor. */ | |
bdc70b4a | 108 | #define PPC_OPCODE_403 0x200 |
418c1742 | 109 | |
a09cf9bd | 110 | /* Opcode is supported by PowerPC BookE processor. */ |
bdc70b4a | 111 | #define PPC_OPCODE_BOOKE 0x400 |
68d23d21 AM |
112 | |
113 | /* Opcode is supported by PowerPC 440 processor. */ | |
bdc70b4a | 114 | #define PPC_OPCODE_440 0x800 |
966f959b | 115 | |
fc1e7121 | 116 | /* Opcode is only supported by Power4 architecture. */ |
bdc70b4a | 117 | #define PPC_OPCODE_POWER4 0x1000 |
fc1e7121 | 118 | |
066be9f7 | 119 | /* Opcode is only supported by Power7 architecture. */ |
bdc70b4a | 120 | #define PPC_OPCODE_POWER7 0x2000 |
0449635d EZ |
121 | |
122 | /* Opcode is only supported by e500x2 Core. */ | |
bdc70b4a | 123 | #define PPC_OPCODE_SPE 0x4000 |
0449635d EZ |
124 | |
125 | /* Opcode is supported by e500x2 Integer select APU. */ | |
bdc70b4a | 126 | #define PPC_OPCODE_ISEL 0x8000 |
0449635d EZ |
127 | |
128 | /* Opcode is an e500 SPE floating point instruction. */ | |
bdc70b4a | 129 | #define PPC_OPCODE_EFS 0x10000 |
0449635d EZ |
130 | |
131 | /* Opcode is supported by branch locking APU. */ | |
bdc70b4a | 132 | #define PPC_OPCODE_BRLOCK 0x20000 |
0449635d EZ |
133 | |
134 | /* Opcode is supported by performance monitor APU. */ | |
bdc70b4a | 135 | #define PPC_OPCODE_PMR 0x40000 |
0449635d EZ |
136 | |
137 | /* Opcode is supported by cache locking APU. */ | |
bdc70b4a | 138 | #define PPC_OPCODE_CACHELCK 0x80000 |
0449635d EZ |
139 | |
140 | /* Opcode is supported by machine check APU. */ | |
bdc70b4a | 141 | #define PPC_OPCODE_RFMCI 0x100000 |
0449635d | 142 | |
f4411256 | 143 | /* Opcode is only supported by Power5 architecture. */ |
bdc70b4a | 144 | #define PPC_OPCODE_POWER5 0x200000 |
f4411256 | 145 | |
36ae0db3 | 146 | /* Opcode is supported by PowerPC e300 family. */ |
bdc70b4a | 147 | #define PPC_OPCODE_E300 0x400000 |
9622b051 AM |
148 | |
149 | /* Opcode is only supported by Power6 architecture. */ | |
bdc70b4a | 150 | #define PPC_OPCODE_POWER6 0x800000 |
9622b051 | 151 | |
ede602d7 | 152 | /* Opcode is only supported by PowerPC Cell family. */ |
bdc70b4a | 153 | #define PPC_OPCODE_CELL 0x1000000 |
36ae0db3 | 154 | |
c3d65c1c | 155 | /* Opcode is supported by CPUs with paired singles support. */ |
bdc70b4a | 156 | #define PPC_OPCODE_PPCPS 0x2000000 |
c3d65c1c | 157 | |
19a6653c | 158 | /* Opcode is supported by Power E500MC */ |
bdc70b4a | 159 | #define PPC_OPCODE_E500MC 0x4000000 |
19a6653c | 160 | |
081ba1b3 | 161 | /* Opcode is supported by PowerPC 405 processor. */ |
bdc70b4a | 162 | #define PPC_OPCODE_405 0x8000000 |
081ba1b3 | 163 | |
9b4e5766 | 164 | /* Opcode is supported by Vector-Scalar (VSX) Unit */ |
bdc70b4a | 165 | #define PPC_OPCODE_VSX 0x10000000 |
9b4e5766 | 166 | |
e0d602ec | 167 | /* Opcode is supported by A2. */ |
bdc70b4a | 168 | #define PPC_OPCODE_A2 0x20000000 |
e0d602ec | 169 | |
9fe54b1c | 170 | /* Opcode is supported by PowerPC 476 processor. */ |
bdc70b4a | 171 | #define PPC_OPCODE_476 0x40000000 |
9fe54b1c | 172 | |
ce3d2015 | 173 | /* Opcode is supported by AppliedMicro Titan core */ |
bdc70b4a | 174 | #define PPC_OPCODE_TITAN 0x80000000 |
ce3d2015 | 175 | |
e01d869a | 176 | /* Opcode which is supported by the e500 family */ |
bdc70b4a | 177 | #define PPC_OPCODE_E500 0x100000000ull |
e01d869a | 178 | |
aea77599 AM |
179 | /* Opcode is supported by Extended Altivec Vector Unit */ |
180 | #define PPC_OPCODE_ALTIVEC2 0x200000000ull | |
181 | ||
182 | /* Opcode is supported by Power E6500 */ | |
183 | #define PPC_OPCODE_E6500 0x400000000ull | |
184 | ||
185 | /* Opcode is supported by Thread management APU */ | |
186 | #define PPC_OPCODE_TMR 0x800000000ull | |
187 | ||
b9c361e0 JL |
188 | /* Opcode which is supported by the VLE extension. */ |
189 | #define PPC_OPCODE_VLE 0x1000000000ull | |
190 | ||
5817ffd1 PB |
191 | /* Opcode is only supported by Power8 architecture. */ |
192 | #define PPC_OPCODE_POWER8 0x2000000000ull | |
193 | ||
194 | /* Opcode which is supported by the Hardware Transactional Memory extension. */ | |
195 | /* Currently, this is the same as the POWER8 mask. If another cpu comes out | |
196 | that isn't a superset of POWER8, we can define this to its own mask. */ | |
197 | #define PPC_OPCODE_HTM PPC_OPCODE_POWER8 | |
198 | ||
252b5132 RH |
199 | /* A macro to extract the major opcode from an instruction. */ |
200 | #define PPC_OP(i) (((i) >> 26) & 0x3f) | |
b9c361e0 JL |
201 | |
202 | /* A macro to determine if the instruction is a 2-byte VLE insn. */ | |
203 | #define PPC_OP_SE_VLE(m) ((m) <= 0xffff) | |
204 | ||
205 | /* A macro to extract the major opcode from a VLE instruction. */ | |
206 | #define VLE_OP(i,m) (((i) >> ((m) <= 0xffff ? 10 : 26)) & 0x3f) | |
207 | ||
208 | /* A macro to convert a VLE opcode to a VLE opcode segment. */ | |
209 | #define VLE_OP_TO_SEG(i) ((i) >> 1) | |
252b5132 RH |
210 | \f |
211 | /* The operands table is an array of struct powerpc_operand. */ | |
212 | ||
213 | struct powerpc_operand | |
214 | { | |
b84bf58a AM |
215 | /* A bitmask of bits in the operand. */ |
216 | unsigned int bitm; | |
252b5132 | 217 | |
b9c361e0 JL |
218 | /* The shift operation to be applied to the operand. No shift |
219 | is made if this is zero. For positive values, the operand | |
220 | is shifted left by SHIFT. For negative values, the operand | |
221 | is shifted right by -SHIFT. Use PPC_OPSHIFT_INV to indicate | |
222 | that BITM and SHIFT cannot be used to determine where the | |
223 | operand goes in the insn. */ | |
252b5132 RH |
224 | int shift; |
225 | ||
226 | /* Insertion function. This is used by the assembler. To insert an | |
227 | operand value into an instruction, check this field. | |
228 | ||
229 | If it is NULL, execute | |
b9c361e0 JL |
230 | if (o->shift >= 0) |
231 | i |= (op & o->bitm) << o->shift; | |
232 | else | |
233 | i |= (op & o->bitm) >> -o->shift; | |
252b5132 | 234 | (i is the instruction which we are filling in, o is a pointer to |
b84bf58a | 235 | this structure, and op is the operand value). |
252b5132 RH |
236 | |
237 | If this field is not NULL, then simply call it with the | |
238 | instruction and the operand value. It will return the new value | |
239 | of the instruction. If the ERRMSG argument is not NULL, then if | |
240 | the operand value is illegal, *ERRMSG will be set to a warning | |
241 | string (the operand will be inserted in any case). If the | |
242 | operand value is legal, *ERRMSG will be unchanged (most operands | |
243 | can accept any value). */ | |
8cf3f354 | 244 | unsigned long (*insert) |
fa452fa6 | 245 | (unsigned long instruction, long op, ppc_cpu_t dialect, const char **errmsg); |
252b5132 RH |
246 | |
247 | /* Extraction function. This is used by the disassembler. To | |
248 | extract this operand type from an instruction, check this field. | |
249 | ||
250 | If it is NULL, compute | |
b9c361e0 JL |
251 | if (o->shift >= 0) |
252 | op = (i >> o->shift) & o->bitm; | |
253 | else | |
254 | op = (i << -o->shift) & o->bitm; | |
b84bf58a AM |
255 | if ((o->flags & PPC_OPERAND_SIGNED) != 0) |
256 | sign_extend (op); | |
252b5132 | 257 | (i is the instruction, o is a pointer to this structure, and op |
b84bf58a | 258 | is the result). |
252b5132 RH |
259 | |
260 | If this field is not NULL, then simply call it with the | |
261 | instruction value. It will return the value of the operand. If | |
262 | the INVALID argument is not NULL, *INVALID will be set to | |
263 | non-zero if this operand type can not actually be extracted from | |
264 | this operand (i.e., the instruction does not match). If the | |
265 | operand is valid, *INVALID will not be changed. */ | |
fa452fa6 | 266 | long (*extract) (unsigned long instruction, ppc_cpu_t dialect, int *invalid); |
252b5132 RH |
267 | |
268 | /* One bit syntax flags. */ | |
269 | unsigned long flags; | |
270 | }; | |
271 | ||
272 | /* Elements in the table are retrieved by indexing with values from | |
273 | the operands field of the powerpc_opcodes table. */ | |
274 | ||
275 | extern const struct powerpc_operand powerpc_operands[]; | |
b84bf58a | 276 | extern const unsigned int num_powerpc_operands; |
252b5132 | 277 | |
b9c361e0 JL |
278 | /* Use with the shift field of a struct powerpc_operand to indicate |
279 | that BITM and SHIFT cannot be used to determine where the operand | |
280 | goes in the insn. */ | |
281 | #define PPC_OPSHIFT_INV (-1 << 31) | |
282 | ||
252b5132 RH |
283 | /* Values defined for the flags field of a struct powerpc_operand. */ |
284 | ||
285 | /* This operand takes signed values. */ | |
b84bf58a | 286 | #define PPC_OPERAND_SIGNED (0x1) |
252b5132 RH |
287 | |
288 | /* This operand takes signed values, but also accepts a full positive | |
289 | range of values when running in 32 bit mode. That is, if bits is | |
290 | 16, it takes any value from -0x8000 to 0xffff. In 64 bit mode, | |
291 | this flag is ignored. */ | |
b84bf58a | 292 | #define PPC_OPERAND_SIGNOPT (0x2) |
252b5132 RH |
293 | |
294 | /* This operand does not actually exist in the assembler input. This | |
295 | is used to support extended mnemonics such as mr, for which two | |
296 | operands fields are identical. The assembler should call the | |
297 | insert function with any op value. The disassembler should call | |
298 | the extract function, ignore the return value, and check the value | |
299 | placed in the valid argument. */ | |
b84bf58a | 300 | #define PPC_OPERAND_FAKE (0x4) |
252b5132 RH |
301 | |
302 | /* The next operand should be wrapped in parentheses rather than | |
303 | separated from this one by a comma. This is used for the load and | |
304 | store instructions which want their operands to look like | |
305 | reg,displacement(reg) | |
306 | */ | |
b84bf58a | 307 | #define PPC_OPERAND_PARENS (0x8) |
252b5132 RH |
308 | |
309 | /* This operand may use the symbolic names for the CR fields, which | |
310 | are | |
311 | lt 0 gt 1 eq 2 so 3 un 3 | |
312 | cr0 0 cr1 1 cr2 2 cr3 3 | |
313 | cr4 4 cr5 5 cr6 6 cr7 7 | |
314 | These may be combined arithmetically, as in cr2*4+gt. These are | |
315 | only supported on the PowerPC, not the POWER. */ | |
b9c361e0 | 316 | #define PPC_OPERAND_CR_BIT (0x10) |
252b5132 RH |
317 | |
318 | /* This operand names a register. The disassembler uses this to print | |
319 | register names with a leading 'r'. */ | |
b84bf58a | 320 | #define PPC_OPERAND_GPR (0x20) |
252b5132 | 321 | |
fdd12ef3 | 322 | /* Like PPC_OPERAND_GPR, but don't print a leading 'r' for r0. */ |
b84bf58a | 323 | #define PPC_OPERAND_GPR_0 (0x40) |
fdd12ef3 | 324 | |
252b5132 RH |
325 | /* This operand names a floating point register. The disassembler |
326 | prints these with a leading 'f'. */ | |
b84bf58a | 327 | #define PPC_OPERAND_FPR (0x80) |
252b5132 RH |
328 | |
329 | /* This operand is a relative branch displacement. The disassembler | |
330 | prints these symbolically if possible. */ | |
b84bf58a | 331 | #define PPC_OPERAND_RELATIVE (0x100) |
252b5132 RH |
332 | |
333 | /* This operand is an absolute branch address. The disassembler | |
334 | prints these symbolically if possible. */ | |
b84bf58a | 335 | #define PPC_OPERAND_ABSOLUTE (0x200) |
252b5132 RH |
336 | |
337 | /* This operand is optional, and is zero if omitted. This is used for | |
2a309db0 | 338 | example, in the optional BF field in the comparison instructions. The |
252b5132 RH |
339 | assembler must count the number of operands remaining on the line, |
340 | and the number of operands remaining for the opcode, and decide | |
341 | whether this operand is present or not. The disassembler should | |
342 | print this operand out only if it is not zero. */ | |
b84bf58a | 343 | #define PPC_OPERAND_OPTIONAL (0x400) |
252b5132 RH |
344 | |
345 | /* This flag is only used with PPC_OPERAND_OPTIONAL. If this operand | |
346 | is omitted, then for the next operand use this operand value plus | |
347 | 1, ignoring the next operand field for the opcode. This wretched | |
348 | hack is needed because the Power rotate instructions can take | |
349 | either 4 or 5 operands. The disassembler should print this operand | |
350 | out regardless of the PPC_OPERAND_OPTIONAL field. */ | |
b84bf58a | 351 | #define PPC_OPERAND_NEXT (0x800) |
252b5132 RH |
352 | |
353 | /* This operand should be regarded as a negative number for the | |
354 | purposes of overflow checking (i.e., the normal most negative | |
355 | number is disallowed and one more than the normal most positive | |
356 | number is allowed). This flag will only be set for a signed | |
357 | operand. */ | |
b84bf58a | 358 | #define PPC_OPERAND_NEGATIVE (0x1000) |
966f959b C |
359 | |
360 | /* This operand names a vector unit register. The disassembler | |
361 | prints these with a leading 'v'. */ | |
b84bf58a | 362 | #define PPC_OPERAND_VR (0x2000) |
966f959b | 363 | |
a6959011 | 364 | /* This operand is for the DS field in a DS form instruction. */ |
b84bf58a | 365 | #define PPC_OPERAND_DS (0x4000) |
adadcc0c AM |
366 | |
367 | /* This operand is for the DQ field in a DQ form instruction. */ | |
b84bf58a AM |
368 | #define PPC_OPERAND_DQ (0x8000) |
369 | ||
3896c469 | 370 | /* Valid range of operand is 0..n rather than 0..n-1. */ |
b84bf58a | 371 | #define PPC_OPERAND_PLUS1 (0x10000) |
081ba1b3 AM |
372 | |
373 | /* Xilinx APU and FSL related operands */ | |
374 | #define PPC_OPERAND_FSL (0x20000) | |
375 | #define PPC_OPERAND_FCR (0x40000) | |
376 | #define PPC_OPERAND_UDI (0x80000) | |
9b4e5766 PB |
377 | |
378 | /* This operand names a vector-scalar unit register. The disassembler | |
379 | prints these with a leading 'vs'. */ | |
380 | #define PPC_OPERAND_VSR (0x100000) | |
b9c361e0 JL |
381 | |
382 | /* This is a CR FIELD that does not use symbolic names. */ | |
383 | #define PPC_OPERAND_CR_REG (0x200000) | |
252b5132 RH |
384 | \f |
385 | /* The POWER and PowerPC assemblers use a few macros. We keep them | |
386 | with the operands table for simplicity. The macro table is an | |
387 | array of struct powerpc_macro. */ | |
388 | ||
389 | struct powerpc_macro | |
390 | { | |
391 | /* The macro name. */ | |
392 | const char *name; | |
393 | ||
394 | /* The number of operands the macro takes. */ | |
395 | unsigned int operands; | |
396 | ||
397 | /* One bit flags for the opcode. These are used to indicate which | |
398 | specific processors support the instructions. The values are the | |
399 | same as those for the struct powerpc_opcode flags field. */ | |
fa452fa6 | 400 | ppc_cpu_t flags; |
252b5132 RH |
401 | |
402 | /* A format string to turn the macro into a normal instruction. | |
403 | Each %N in the string is replaced with operand number N (zero | |
404 | based). */ | |
405 | const char *format; | |
406 | }; | |
407 | ||
408 | extern const struct powerpc_macro powerpc_macros[]; | |
409 | extern const int powerpc_num_macros; | |
410 | ||
776fc418 | 411 | extern ppc_cpu_t ppc_parse_cpu (ppc_cpu_t, ppc_cpu_t *, const char *); |
69fe9ce5 | 412 | |
252b5132 | 413 | #endif /* PPC_H */ |