ASoC: Ensure DAPM widgets are set up before we sync jacks
[deliverable/linux.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
be3ea3b9 22#include <linux/regmap.h>
808db4a4
RP
23#include <sound/core.h>
24#include <sound/pcm.h>
25#include <sound/control.h>
26#include <sound/ac97_codec.h>
27
808db4a4
RP
28/*
29 * Convenience kcontrol builders
30 */
460acbec 31#define SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, xmax, xinvert) \
4eaa9819 32 ((unsigned long)&(struct soc_mixer_control) \
30d86ba4
PU
33 {.reg = xreg, .rreg = xreg, .shift = shift_left, \
34 .rshift = shift_right, .max = xmax, .platform_max = xmax, \
35 .invert = xinvert})
460acbec
PU
36#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
37 SOC_DOUBLE_VALUE(xreg, xshift, xshift, xmax, xinvert)
4eaa9819
JS
38#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
39 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 40 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
cdffa775
PU
41#define SOC_DOUBLE_R_VALUE(xlreg, xrreg, xshift, xmax, xinvert) \
42 ((unsigned long)&(struct soc_mixer_control) \
43 {.reg = xlreg, .rreg = xrreg, .shift = xshift, .rshift = xshift, \
44 .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 45#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
46{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
50#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
52 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
53 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
54 .tlv.p = (tlv_array), \
55 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
56 .put = snd_soc_put_volsw, \
57 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
460acbec 58#define SOC_DOUBLE(xname, reg, shift_left, shift_right, max, invert) \
808db4a4
RP
59{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
60 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
61 .put = snd_soc_put_volsw, \
460acbec
PU
62 .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \
63 max, invert) }
4eaa9819 64#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4 65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
e8f5a103 66 .info = snd_soc_info_volsw, \
974815ba 67 .get = snd_soc_get_volsw, .put = snd_soc_put_volsw, \
cdffa775
PU
68 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
69 xmax, xinvert) }
460acbec 70#define SOC_DOUBLE_TLV(xname, reg, shift_left, shift_right, max, invert, tlv_array) \
a7a4ac86
PZ
71{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
72 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
73 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
74 .tlv.p = (tlv_array), \
75 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
76 .put = snd_soc_put_volsw, \
460acbec
PU
77 .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \
78 max, invert) }
4eaa9819 79#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
80{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
81 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
82 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
83 .tlv.p = (tlv_array), \
e8f5a103 84 .info = snd_soc_info_volsw, \
974815ba 85 .get = snd_soc_get_volsw, .put = snd_soc_put_volsw, \
cdffa775
PU
86 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
87 xmax, xinvert) }
4eaa9819 88#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
89{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
90 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
91 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
92 .tlv.p = (tlv_array), \
93 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
94 .put = snd_soc_put_volsw_s8, \
4eaa9819 95 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
96 {.reg = xreg, .min = xmin, .max = xmax, \
97 .platform_max = xmax} }
f8ba0b7b 98#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 99{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
100 .max = xmax, .texts = xtexts }
101#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
102 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
103#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
104{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
105#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
106{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
107 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
108#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
109 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
110#define SOC_ENUM(xname, xenum) \
111{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
112 .info = snd_soc_info_enum_double, \
113 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
114 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
115#define SOC_VALUE_ENUM(xname, xenum) \
116{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 117 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
118 .get = snd_soc_get_value_enum_double, \
119 .put = snd_soc_put_value_enum_double, \
120 .private_value = (unsigned long)&xenum }
f8ba0b7b 121#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
122 xhandler_get, xhandler_put) \
123{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 124 .info = snd_soc_info_volsw, \
808db4a4 125 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 126 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
460acbec 127#define SOC_DOUBLE_EXT(xname, reg, shift_left, shift_right, max, invert,\
7629ad24
DM
128 xhandler_get, xhandler_put) \
129{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
130 .info = snd_soc_info_volsw, \
131 .get = xhandler_get, .put = xhandler_put, \
460acbec
PU
132 .private_value = \
133 SOC_DOUBLE_VALUE(reg, shift_left, shift_right, max, invert) }
f8ba0b7b 134#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
135 xhandler_get, xhandler_put, tlv_array) \
136{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
137 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
138 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
139 .tlv.p = (tlv_array), \
140 .info = snd_soc_info_volsw, \
141 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 142 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
143#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
144 xhandler_get, xhandler_put, tlv_array) \
145{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
146 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
147 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
148 .tlv.p = (tlv_array), \
149 .info = snd_soc_info_volsw, \
150 .get = xhandler_get, .put = xhandler_put, \
460acbec
PU
151 .private_value = SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, \
152 xmax, xinvert) }
3ce91d5a
JS
153#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
154 xhandler_get, xhandler_put, tlv_array) \
155{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
156 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
157 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
158 .tlv.p = (tlv_array), \
e8f5a103 159 .info = snd_soc_info_volsw, \
3ce91d5a 160 .get = xhandler_get, .put = xhandler_put, \
cdffa775
PU
161 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
162 xmax, xinvert) }
808db4a4
RP
163#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
164{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
165 .info = snd_soc_info_bool_ext, \
166 .get = xhandler_get, .put = xhandler_put, \
167 .private_value = xdata }
168#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
169{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
170 .info = snd_soc_info_enum_ext, \
171 .get = xhandler_get, .put = xhandler_put, \
172 .private_value = (unsigned long)&xenum }
173
b6f4bb38 174#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
175 xmin, xmax, tlv_array) \
176{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
177 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
178 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
179 .tlv.p = (tlv_array), \
180 .info = snd_soc_info_volsw_2r_sx, \
181 .get = snd_soc_get_volsw_2r_sx, \
182 .put = snd_soc_put_volsw_2r_sx, \
183 .private_value = (unsigned long)&(struct soc_mixer_control) \
184 {.reg = xreg_left, \
185 .rreg = xreg_right, .shift = xshift, \
186 .min = xmin, .max = xmax} }
187
188
6c2fb6a8
GL
189/*
190 * Simplified versions of above macros, declaring a struct and calculating
191 * ARRAY_SIZE internally
192 */
193#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
194 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
195 ARRAY_SIZE(xtexts), xtexts)
196#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
197 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
198#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
199 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
200#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
201 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
202 ARRAY_SIZE(xtexts), xtexts, xvalues)
203#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
204 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
205
0168bf0d
LG
206/*
207 * Component probe and remove ordering levels for components with runtime
208 * dependencies.
209 */
210#define SND_SOC_COMP_ORDER_FIRST -2
211#define SND_SOC_COMP_ORDER_EARLY -1
212#define SND_SOC_COMP_ORDER_NORMAL 0
213#define SND_SOC_COMP_ORDER_LATE 1
214#define SND_SOC_COMP_ORDER_LAST 2
215
0be9898a
MB
216/*
217 * Bias levels
218 *
219 * @ON: Bias is fully on for audio playback and capture operations.
220 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
221 * stream start and stop operations.
222 * @STANDBY: Low power standby state when no playback/capture operations are
223 * in progress. NOTE: The transition time between STANDBY and ON
224 * should be as fast as possible and no longer than 10ms.
225 * @OFF: Power Off. No restrictions on transition times.
226 */
227enum snd_soc_bias_level {
56fba41f
MB
228 SND_SOC_BIAS_OFF = 0,
229 SND_SOC_BIAS_STANDBY = 1,
230 SND_SOC_BIAS_PREPARE = 2,
231 SND_SOC_BIAS_ON = 3,
0be9898a
MB
232};
233
8a2cd618
MB
234struct snd_jack;
235struct snd_soc_card;
808db4a4
RP
236struct snd_soc_pcm_stream;
237struct snd_soc_ops;
808db4a4 238struct snd_soc_pcm_runtime;
3c4b266f 239struct snd_soc_dai;
f0fba2ad 240struct snd_soc_dai_driver;
12a48a8c 241struct snd_soc_platform;
d273ebe7 242struct snd_soc_dai_link;
f0fba2ad 243struct snd_soc_platform_driver;
808db4a4 244struct snd_soc_codec;
f0fba2ad 245struct snd_soc_codec_driver;
808db4a4 246struct soc_enum;
8a2cd618 247struct snd_soc_jack;
fa9879ed 248struct snd_soc_jack_zone;
8a2cd618 249struct snd_soc_jack_pin;
7a30a3db 250struct snd_soc_cache_ops;
ce6120cc 251#include <sound/soc-dapm.h>
f0fba2ad 252
ec67624d
LCM
253#ifdef CONFIG_GPIOLIB
254struct snd_soc_jack_gpio;
255#endif
808db4a4
RP
256
257typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
258
259extern struct snd_ac97_bus_ops soc_ac97_ops;
260
7084a42b 261enum snd_soc_control_type {
e9c03905 262 SND_SOC_I2C = 1,
7084a42b 263 SND_SOC_SPI,
0671da18 264 SND_SOC_REGMAP,
7084a42b
MB
265};
266
7a30a3db 267enum snd_soc_compress_type {
119bd789 268 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5
DP
269 SND_SOC_LZO_COMPRESSION,
270 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
271};
272
b8c0dab9
LG
273enum snd_soc_pcm_subclass {
274 SND_SOC_PCM_CLASS_PCM = 0,
275 SND_SOC_PCM_CLASS_BE = 1,
276};
277
ec4ee52a 278int snd_soc_codec_set_sysclk(struct snd_soc_codec *codec, int clk_id,
da1c6ea6 279 int source, unsigned int freq, int dir);
ec4ee52a
MB
280int snd_soc_codec_set_pll(struct snd_soc_codec *codec, int pll_id, int source,
281 unsigned int freq_in, unsigned int freq_out);
282
70a7ca34
VK
283int snd_soc_register_card(struct snd_soc_card *card);
284int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
285int snd_soc_suspend(struct device *dev);
286int snd_soc_resume(struct device *dev);
287int snd_soc_poweroff(struct device *dev);
f0fba2ad
LG
288int snd_soc_register_platform(struct device *dev,
289 struct snd_soc_platform_driver *platform_drv);
290void snd_soc_unregister_platform(struct device *dev);
291int snd_soc_register_codec(struct device *dev,
001ae4c0 292 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
293 struct snd_soc_dai_driver *dai_drv, int num_dai);
294void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
295int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
296 unsigned int reg);
239c9706
DP
297int snd_soc_codec_readable_register(struct snd_soc_codec *codec,
298 unsigned int reg);
299int snd_soc_codec_writable_register(struct snd_soc_codec *codec,
300 unsigned int reg);
17a52fd6 301int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
302 int addr_bits, int data_bits,
303 enum snd_soc_control_type control);
7a30a3db
DP
304int snd_soc_cache_sync(struct snd_soc_codec *codec);
305int snd_soc_cache_init(struct snd_soc_codec *codec);
306int snd_soc_cache_exit(struct snd_soc_codec *codec);
307int snd_soc_cache_write(struct snd_soc_codec *codec,
308 unsigned int reg, unsigned int value);
309int snd_soc_cache_read(struct snd_soc_codec *codec,
310 unsigned int reg, unsigned int *value);
066d16c3
DP
311int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
312 unsigned int reg);
313int snd_soc_default_readable_register(struct snd_soc_codec *codec,
314 unsigned int reg);
8020454c
DP
315int snd_soc_default_writable_register(struct snd_soc_codec *codec,
316 unsigned int reg);
f1442bc1
LG
317int snd_soc_platform_read(struct snd_soc_platform *platform,
318 unsigned int reg);
319int snd_soc_platform_write(struct snd_soc_platform *platform,
320 unsigned int reg, unsigned int val);
12a48a8c 321
7aae816d
MB
322/* Utility functions to get clock rates from various things */
323int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
324int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 325int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
326int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
327
808db4a4
RP
328/* set runtime hw params */
329int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
330 const struct snd_pcm_hardware *hw);
808db4a4 331
8a2cd618 332/* Jack reporting */
f0fba2ad 333int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
334 struct snd_soc_jack *jack);
335void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
336int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
337 struct snd_soc_jack_pin *pins);
d5021ec9
MB
338void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
339 struct notifier_block *nb);
340void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
341 struct notifier_block *nb);
fa9879ed
VK
342int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count,
343 struct snd_soc_jack_zone *zones);
344int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage);
ec67624d
LCM
345#ifdef CONFIG_GPIOLIB
346int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
347 struct snd_soc_jack_gpio *gpios);
348void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
349 struct snd_soc_jack_gpio *gpios);
350#endif
8a2cd618 351
808db4a4
RP
352/* codec register bit access */
353int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 354 unsigned int mask, unsigned int value);
dd1b3d53
MB
355int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
356 unsigned short reg, unsigned int mask,
357 unsigned int value);
808db4a4 358int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 359 unsigned int mask, unsigned int value);
808db4a4
RP
360
361int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
362 struct snd_ac97_bus_ops *ops, int num);
363void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
364
365/*
366 *Controls
367 */
368struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
efb7ac3f
MB
369 void *data, char *long_name,
370 const char *prefix);
3e8e1952
IM
371int snd_soc_add_controls(struct snd_soc_codec *codec,
372 const struct snd_kcontrol_new *controls, int num_controls);
a491a5c8
LG
373int snd_soc_add_platform_controls(struct snd_soc_platform *platform,
374 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
375int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
376 struct snd_ctl_elem_info *uinfo);
377int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
378 struct snd_ctl_elem_info *uinfo);
379int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
380 struct snd_ctl_elem_value *ucontrol);
381int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
382 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
383int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
384 struct snd_ctl_elem_value *ucontrol);
385int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
386 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
387int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
388 struct snd_ctl_elem_info *uinfo);
389int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
390 struct snd_ctl_elem_info *uinfo);
392abe9c 391#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
392int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
393 struct snd_ctl_elem_value *ucontrol);
394int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
395 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
396int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
397 struct snd_ctl_elem_info *uinfo);
398int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
399 struct snd_ctl_elem_value *ucontrol);
400int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
401 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
402int snd_soc_limit_volume(struct snd_soc_codec *codec,
403 const char *name, int max);
b6f4bb38 404int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
405 struct snd_ctl_elem_info *uinfo);
406int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
407 struct snd_ctl_elem_value *ucontrol);
408int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
409 struct snd_ctl_elem_value *ucontrol);
808db4a4 410
066d16c3
DP
411/**
412 * struct snd_soc_reg_access - Describes whether a given register is
413 * readable, writable or volatile.
414 *
415 * @reg: the register number
416 * @read: whether this register is readable
417 * @write: whether this register is writable
418 * @vol: whether this register is volatile
419 */
420struct snd_soc_reg_access {
421 u16 reg;
422 u16 read;
423 u16 write;
424 u16 vol;
425};
426
8a2cd618
MB
427/**
428 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
429 *
430 * @pin: name of the pin to update
431 * @mask: bits to check for in reported jack status
432 * @invert: if non-zero then pin is enabled when status is not reported
433 */
434struct snd_soc_jack_pin {
435 struct list_head list;
436 const char *pin;
437 int mask;
438 bool invert;
439};
440
fa9879ed
VK
441/**
442 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
443 *
444 * @min_mv: start voltage in mv
445 * @max_mv: end voltage in mv
446 * @jack_type: type of jack that is expected for this voltage
447 * @debounce_time: debounce_time for jack, codec driver should wait for this
448 * duration before reading the adc for voltages
449 * @:list: list container
450 */
451struct snd_soc_jack_zone {
452 unsigned int min_mv;
453 unsigned int max_mv;
454 unsigned int jack_type;
455 unsigned int debounce_time;
456 struct list_head list;
457};
458
ec67624d
LCM
459/**
460 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
461 *
462 * @gpio: gpio number
463 * @name: gpio name
464 * @report: value to report when jack detected
465 * @invert: report presence in low state
466 * @debouce_time: debouce time in ms
7887ab3a 467 * @wake: enable as wake source
fadddc87
MB
468 * @jack_status_check: callback function which overrides the detection
469 * to provide more complex checks (eg, reading an
470 * ADC).
ec67624d
LCM
471 */
472#ifdef CONFIG_GPIOLIB
473struct snd_soc_jack_gpio {
474 unsigned int gpio;
475 const char *name;
476 int report;
477 int invert;
478 int debounce_time;
7887ab3a
MB
479 bool wake;
480
ec67624d 481 struct snd_soc_jack *jack;
4c14d78e 482 struct delayed_work work;
c871a053
JS
483
484 int (*jack_status_check)(void);
ec67624d
LCM
485};
486#endif
487
8a2cd618
MB
488struct snd_soc_jack {
489 struct snd_jack *jack;
f0fba2ad 490 struct snd_soc_codec *codec;
8a2cd618
MB
491 struct list_head pins;
492 int status;
d5021ec9 493 struct blocking_notifier_head notifier;
fa9879ed 494 struct list_head jack_zones;
8a2cd618
MB
495};
496
808db4a4
RP
497/* SoC PCM stream information */
498struct snd_soc_pcm_stream {
f0fba2ad 499 const char *stream_name;
1c433fbd
GG
500 u64 formats; /* SNDRV_PCM_FMTBIT_* */
501 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
502 unsigned int rate_min; /* min rate */
503 unsigned int rate_max; /* max rate */
504 unsigned int channels_min; /* min channels */
505 unsigned int channels_max; /* max channels */
808db4a4
RP
506};
507
508/* SoC audio ops */
509struct snd_soc_ops {
510 int (*startup)(struct snd_pcm_substream *);
511 void (*shutdown)(struct snd_pcm_substream *);
512 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
513 int (*hw_free)(struct snd_pcm_substream *);
514 int (*prepare)(struct snd_pcm_substream *);
515 int (*trigger)(struct snd_pcm_substream *, int);
516};
517
7a30a3db
DP
518/* SoC cache ops */
519struct snd_soc_cache_ops {
0d735eaa 520 const char *name;
7a30a3db
DP
521 enum snd_soc_compress_type id;
522 int (*init)(struct snd_soc_codec *codec);
523 int (*exit)(struct snd_soc_codec *codec);
524 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
525 unsigned int *value);
526 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
527 unsigned int value);
528 int (*sync)(struct snd_soc_codec *codec);
529};
530
f0fba2ad 531/* SoC Audio Codec device */
808db4a4 532struct snd_soc_codec {
f0fba2ad 533 const char *name;
ead9b919 534 const char *name_prefix;
f0fba2ad 535 int id;
0d0cf00a 536 struct device *dev;
001ae4c0 537 const struct snd_soc_codec_driver *driver;
0d0cf00a 538
f0fba2ad
LG
539 struct mutex mutex;
540 struct snd_soc_card *card;
0d0cf00a 541 struct list_head list;
f0fba2ad
LG
542 struct list_head card_list;
543 int num_dai;
23bbce34 544 enum snd_soc_compress_type compress_type;
aea170a0 545 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
546 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
547 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 548 int (*writable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
549
550 /* runtime */
808db4a4
RP
551 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
552 unsigned int active;
dad8e7ae 553 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
554 unsigned int suspended:1; /* Codec is in suspend PM state */
555 unsigned int probed:1; /* Codec has been probed */
556 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 557 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 558 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 559 unsigned int cache_init:1; /* codec cache has been initialized */
aaee8ef1
MB
560 u32 cache_only; /* Suppress writes to hardware */
561 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
562
563 /* codec IO */
564 void *control_data; /* codec control (i2c/3wire) data */
67850a89 565 enum snd_soc_control_type control_type;
808db4a4 566 hw_write_t hw_write;
afa2f106 567 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
568 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
569 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
5fb609d4 570 int (*bulk_write_raw)(struct snd_soc_codec *, unsigned int, const void *, size_t);
808db4a4 571 void *reg_cache;
3335ddca 572 const void *reg_def_copy;
7a30a3db
DP
573 const struct snd_soc_cache_ops *cache_ops;
574 struct mutex cache_rw_mutex;
be3ea3b9 575 int val_bytes;
a96ca338 576
808db4a4 577 /* dapm */
ce6120cc 578 struct snd_soc_dapm_context dapm;
808db4a4 579
384c89e2 580#ifdef CONFIG_DEBUG_FS
88439ac7 581 struct dentry *debugfs_codec_root;
384c89e2 582 struct dentry *debugfs_reg;
79fb9387 583 struct dentry *debugfs_dapm;
384c89e2 584#endif
808db4a4
RP
585};
586
f0fba2ad
LG
587/* codec driver */
588struct snd_soc_codec_driver {
589
590 /* driver ops */
591 int (*probe)(struct snd_soc_codec *);
592 int (*remove)(struct snd_soc_codec *);
593 int (*suspend)(struct snd_soc_codec *,
594 pm_message_t state);
595 int (*resume)(struct snd_soc_codec *);
596
b7af1daf
MB
597 /* Default control and setup, added after probe() is run */
598 const struct snd_kcontrol_new *controls;
599 int num_controls;
89b95ac0
MB
600 const struct snd_soc_dapm_widget *dapm_widgets;
601 int num_dapm_widgets;
602 const struct snd_soc_dapm_route *dapm_routes;
603 int num_dapm_routes;
604
ec4ee52a
MB
605 /* codec wide operations */
606 int (*set_sysclk)(struct snd_soc_codec *codec,
da1c6ea6 607 int clk_id, int source, unsigned int freq, int dir);
ec4ee52a
MB
608 int (*set_pll)(struct snd_soc_codec *codec, int pll_id, int source,
609 unsigned int freq_in, unsigned int freq_out);
610
f0fba2ad
LG
611 /* codec IO */
612 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
613 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
614 int (*display_register)(struct snd_soc_codec *, char *,
615 size_t, unsigned int);
d4754ec9
DP
616 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
617 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 618 int (*writable_register)(struct snd_soc_codec *, unsigned int);
4a8923ba 619 unsigned int reg_cache_size;
f0fba2ad
LG
620 short reg_cache_step;
621 short reg_word_size;
622 const void *reg_cache_default;
066d16c3
DP
623 short reg_access_size;
624 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 625 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
626
627 /* codec bias level */
628 int (*set_bias_level)(struct snd_soc_codec *,
629 enum snd_soc_bias_level level);
33c5f969 630 bool idle_bias_off;
474b62d6
MB
631
632 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 633 enum snd_soc_dapm_type, int);
0168bf0d 634
64a648c2
LG
635 /* codec stream completion event */
636 int (*stream_event)(struct snd_soc_dapm_context *dapm, int event);
637
0168bf0d
LG
638 /* probe ordering - for components with runtime dependencies */
639 int probe_order;
640 int remove_order;
808db4a4
RP
641};
642
643/* SoC platform interface */
f0fba2ad 644struct snd_soc_platform_driver {
808db4a4 645
f0fba2ad
LG
646 int (*probe)(struct snd_soc_platform *);
647 int (*remove)(struct snd_soc_platform *);
648 int (*suspend)(struct snd_soc_dai *dai);
649 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
650
651 /* pcm creation and destruction */
552d1ef6 652 int (*pcm_new)(struct snd_soc_pcm_runtime *);
808db4a4
RP
653 void (*pcm_free)(struct snd_pcm *);
654
cb2cf612
LG
655 /* Default control and setup, added after probe() is run */
656 const struct snd_kcontrol_new *controls;
657 int num_controls;
658 const struct snd_soc_dapm_widget *dapm_widgets;
659 int num_dapm_widgets;
660 const struct snd_soc_dapm_route *dapm_routes;
661 int num_dapm_routes;
662
258020d0
PU
663 /*
664 * For platform caused delay reporting.
665 * Optional.
666 */
667 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
668 struct snd_soc_dai *);
669
808db4a4 670 /* platform stream ops */
f0fba2ad 671 struct snd_pcm_ops *ops;
0168bf0d 672
64a648c2
LG
673 /* platform stream completion event */
674 int (*stream_event)(struct snd_soc_dapm_context *dapm, int event);
675
0168bf0d
LG
676 /* probe ordering - for components with runtime dependencies */
677 int probe_order;
678 int remove_order;
f1442bc1
LG
679
680 /* platform IO - used for platform DAPM */
681 unsigned int (*read)(struct snd_soc_platform *, unsigned int);
682 int (*write)(struct snd_soc_platform *, unsigned int, unsigned int);
808db4a4
RP
683};
684
f0fba2ad
LG
685struct snd_soc_platform {
686 const char *name;
687 int id;
688 struct device *dev;
689 struct snd_soc_platform_driver *driver;
808db4a4 690
f0fba2ad
LG
691 unsigned int suspended:1; /* platform is suspended */
692 unsigned int probed:1;
1c433fbd 693
f0fba2ad
LG
694 struct snd_soc_card *card;
695 struct list_head list;
696 struct list_head card_list;
b7950641
LG
697
698 struct snd_soc_dapm_context dapm;
f0fba2ad 699};
808db4a4 700
f0fba2ad
LG
701struct snd_soc_dai_link {
702 /* config - must be set by machine driver */
703 const char *name; /* Codec name */
704 const char *stream_name; /* Stream name */
705 const char *codec_name; /* for multi-codec */
706 const char *platform_name; /* for multi-platform */
707 const char *cpu_dai_name;
708 const char *codec_dai_name;
4ccab3e7 709
75d9ac46
MB
710 unsigned int dai_fmt; /* format to set on init */
711
3efab7dc
MB
712 /* Keep DAI active over suspend */
713 unsigned int ignore_suspend:1;
714
06f409d7
MB
715 /* Symmetry requirements */
716 unsigned int symmetric_rates:1;
717
f0fba2ad
LG
718 /* codec/machine specific init - e.g. add machine controls */
719 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 720
f0fba2ad
LG
721 /* machine stream operations */
722 struct snd_soc_ops *ops;
808db4a4
RP
723};
724
ff819b83 725struct snd_soc_codec_conf {
ead9b919 726 const char *dev_name;
ff819b83
DP
727
728 /*
729 * optional map of kcontrol, widget and path name prefixes that are
730 * associated per device
731 */
ead9b919 732 const char *name_prefix;
ff819b83
DP
733
734 /*
735 * set this to the desired compression type if you want to
736 * override the one supplied in codec->driver->compress_type
737 */
738 enum snd_soc_compress_type compress_type;
ead9b919
JN
739};
740
2eea392d
JN
741struct snd_soc_aux_dev {
742 const char *name; /* Codec name */
743 const char *codec_name; /* for multi-codec */
744
745 /* codec/machine specific init - e.g. add machine controls */
746 int (*init)(struct snd_soc_dapm_context *dapm);
747};
748
87506549
MB
749/* SoC card */
750struct snd_soc_card {
f0fba2ad 751 const char *name;
22de71ba
LG
752 const char *long_name;
753 const char *driver_name;
c5af3a2e 754 struct device *dev;
f0fba2ad
LG
755 struct snd_card *snd_card;
756 struct module *owner;
c5af3a2e
MB
757
758 struct list_head list;
f0fba2ad 759 struct mutex mutex;
c5af3a2e 760
f0fba2ad 761 bool instantiated;
808db4a4 762
e7361ec4 763 int (*probe)(struct snd_soc_card *card);
28e9ad92 764 int (*late_probe)(struct snd_soc_card *card);
e7361ec4 765 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
766
767 /* the pre and post PM functions are used to do any PM work before and
768 * after the codec and DAI's do any PM work. */
70b2ac12
MB
769 int (*suspend_pre)(struct snd_soc_card *card);
770 int (*suspend_post)(struct snd_soc_card *card);
771 int (*resume_pre)(struct snd_soc_card *card);
772 int (*resume_post)(struct snd_soc_card *card);
808db4a4 773
0b4d221b 774 /* callbacks */
87506549 775 int (*set_bias_level)(struct snd_soc_card *,
d4c6005f 776 struct snd_soc_dapm_context *dapm,
0be9898a 777 enum snd_soc_bias_level level);
1badabd9 778 int (*set_bias_level_post)(struct snd_soc_card *,
d4c6005f 779 struct snd_soc_dapm_context *dapm,
1badabd9 780 enum snd_soc_bias_level level);
0b4d221b 781
6c5f1fed 782 long pmdown_time;
96dd3622 783
808db4a4
RP
784 /* CPU <--> Codec DAI links */
785 struct snd_soc_dai_link *dai_link;
786 int num_links;
f0fba2ad
LG
787 struct snd_soc_pcm_runtime *rtd;
788 int num_rtd;
6308419a 789
ff819b83
DP
790 /* optional codec specific configuration */
791 struct snd_soc_codec_conf *codec_conf;
792 int num_configs;
ead9b919 793
2eea392d
JN
794 /*
795 * optional auxiliary devices such as amplifiers or codecs with DAI
796 * link unused
797 */
798 struct snd_soc_aux_dev *aux_dev;
799 int num_aux_devs;
800 struct snd_soc_pcm_runtime *rtd_aux;
801 int num_aux_rtd;
802
b7af1daf
MB
803 const struct snd_kcontrol_new *controls;
804 int num_controls;
805
b8ad29de
MB
806 /*
807 * Card-specific routes and widgets.
808 */
d06e48db 809 const struct snd_soc_dapm_widget *dapm_widgets;
b8ad29de 810 int num_dapm_widgets;
d06e48db 811 const struct snd_soc_dapm_route *dapm_routes;
b8ad29de
MB
812 int num_dapm_routes;
813
6308419a 814 struct work_struct deferred_resume_work;
f0fba2ad
LG
815
816 /* lists of probed devices belonging to this card */
817 struct list_head codec_dev_list;
818 struct list_head platform_dev_list;
819 struct list_head dai_dev_list;
a6052154 820
97c866de 821 struct list_head widgets;
8ddab3f5 822 struct list_head paths;
7be31be8 823 struct list_head dapm_list;
db432b41 824 struct list_head dapm_dirty;
8ddab3f5 825
e37a4970
MB
826 /* Generic DAPM context for the card */
827 struct snd_soc_dapm_context dapm;
de02d078 828 struct snd_soc_dapm_stats dapm_stats;
e37a4970 829
a6052154
JN
830#ifdef CONFIG_DEBUG_FS
831 struct dentry *debugfs_card_root;
3a45b867 832 struct dentry *debugfs_pop_time;
a6052154 833#endif
3a45b867 834 u32 pop_time;
dddf3e4c
MB
835
836 void *drvdata;
808db4a4
RP
837};
838
f0fba2ad
LG
839/* SoC machine DAI configuration, glues a codec and cpu DAI together */
840struct snd_soc_pcm_runtime {
841 struct device dev;
87506549 842 struct snd_soc_card *card;
f0fba2ad 843 struct snd_soc_dai_link *dai_link;
b8c0dab9
LG
844 struct mutex pcm_mutex;
845 enum snd_soc_pcm_subclass pcm_subclass;
846 struct snd_pcm_ops ops;
f0fba2ad
LG
847
848 unsigned int complete:1;
849 unsigned int dev_registered:1;
808db4a4 850
f0fba2ad
LG
851 long pmdown_time;
852
853 /* runtime devices */
854 struct snd_pcm *pcm;
855 struct snd_soc_codec *codec;
856 struct snd_soc_platform *platform;
857 struct snd_soc_dai *codec_dai;
858 struct snd_soc_dai *cpu_dai;
859
860 struct delayed_work delayed_work;
808db4a4
RP
861};
862
4eaa9819
JS
863/* mixer control */
864struct soc_mixer_control {
d11bb4a9 865 int min, max, platform_max;
815ecf8d 866 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
867};
868
808db4a4
RP
869/* enumerated kcontrol */
870struct soc_enum {
2e72f8e3
PU
871 unsigned short reg;
872 unsigned short reg2;
873 unsigned char shift_l;
874 unsigned char shift_r;
875 unsigned int max;
876 unsigned int mask;
87023ff7 877 const char * const *texts;
2e72f8e3
PU
878 const unsigned int *values;
879 void *dapm;
880};
881
5c82f567 882/* codec IO */
c3753707
MB
883unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
884unsigned int snd_soc_write(struct snd_soc_codec *codec,
885 unsigned int reg, unsigned int val);
5fb609d4
DP
886unsigned int snd_soc_bulk_write_raw(struct snd_soc_codec *codec,
887 unsigned int reg, const void *data, size_t len);
5c82f567 888
f0fba2ad
LG
889/* device driver data */
890
dddf3e4c
MB
891static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
892 void *data)
893{
894 card->drvdata = data;
895}
896
897static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
898{
899 return card->drvdata;
900}
901
b2c812e2 902static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 903 void *data)
b2c812e2 904{
f0fba2ad 905 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
906}
907
908static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
909{
f0fba2ad
LG
910 return dev_get_drvdata(codec->dev);
911}
912
913static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
914 void *data)
915{
916 dev_set_drvdata(platform->dev, data);
917}
918
919static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
920{
921 return dev_get_drvdata(platform->dev);
922}
923
924static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
925 void *data)
926{
927 dev_set_drvdata(&rtd->dev, data);
928}
929
930static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
931{
932 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
933}
934
4e10bda0
VK
935static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
936{
937 INIT_LIST_HEAD(&card->dai_dev_list);
938 INIT_LIST_HEAD(&card->codec_dev_list);
939 INIT_LIST_HEAD(&card->platform_dev_list);
940 INIT_LIST_HEAD(&card->widgets);
941 INIT_LIST_HEAD(&card->paths);
942 INIT_LIST_HEAD(&card->dapm_list);
943}
944
30d86ba4
PU
945static inline bool snd_soc_volsw_is_stereo(struct soc_mixer_control *mc)
946{
947 if (mc->reg == mc->rreg && mc->shift == mc->rshift)
948 return 0;
949 /*
950 * mc->reg == mc->rreg && mc->shift != mc->rshift, or
951 * mc->reg != mc->rreg means that the control is
952 * stereo (bits in one register or in two registers)
953 */
954 return 1;
955}
956
fb257897
MB
957int snd_soc_util_init(void);
958void snd_soc_util_exit(void);
959
a47cbe72
MB
960#include <sound/soc-dai.h>
961
faff4bb0 962#ifdef CONFIG_DEBUG_FS
8a9dab1a 963extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
964#endif
965
6f8ab4ac
MB
966extern const struct dev_pm_ops snd_soc_pm_ops;
967
808db4a4 968#endif
This page took 0.345055 seconds and 5 git commands to generate.