ASoC: Use new register map API for ASoC generic physical I/O
[deliverable/linux.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
be3ea3b9 22#include <linux/regmap.h>
808db4a4
RP
23#include <sound/core.h>
24#include <sound/pcm.h>
25#include <sound/control.h>
26#include <sound/ac97_codec.h>
27
808db4a4
RP
28/*
29 * Convenience kcontrol builders
30 */
4eaa9819
JS
31#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
32 ((unsigned long)&(struct soc_mixer_control) \
762b8df7 33 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
d11bb4a9 34 .platform_max = xmax, .invert = xinvert})
4eaa9819
JS
35#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
36 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 37 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 38#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
39{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
40 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
41 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
42 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
43#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
44{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
45 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
46 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
47 .tlv.p = (tlv_array), \
48 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
49 .put = snd_soc_put_volsw, \
50 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 51#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
52{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
53 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
54 .put = snd_soc_put_volsw, \
4eaa9819
JS
55 .private_value = (unsigned long)&(struct soc_mixer_control) \
56 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 57 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 58#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
59{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
60 .info = snd_soc_info_volsw_2r, \
61 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
62 .private_value = (unsigned long)&(struct soc_mixer_control) \
63 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 64 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 65#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
66{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
67 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
68 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
69 .tlv.p = (tlv_array), \
70 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
71 .put = snd_soc_put_volsw, \
4eaa9819
JS
72 .private_value = (unsigned long)&(struct soc_mixer_control) \
73 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
d11bb4a9 74 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 75#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
76{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
77 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
78 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
79 .tlv.p = (tlv_array), \
80 .info = snd_soc_info_volsw_2r, \
81 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
82 .private_value = (unsigned long)&(struct soc_mixer_control) \
83 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 84 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 85#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
86{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
87 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
88 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
89 .tlv.p = (tlv_array), \
90 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
91 .put = snd_soc_put_volsw_s8, \
4eaa9819 92 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
93 {.reg = xreg, .min = xmin, .max = xmax, \
94 .platform_max = xmax} }
f8ba0b7b 95#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 96{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
97 .max = xmax, .texts = xtexts }
98#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
99 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
100#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
101{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
102#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
103{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
104 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
105#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
106 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
107#define SOC_ENUM(xname, xenum) \
108{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
109 .info = snd_soc_info_enum_double, \
110 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
111 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
112#define SOC_VALUE_ENUM(xname, xenum) \
113{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 114 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
115 .get = snd_soc_get_value_enum_double, \
116 .put = snd_soc_put_value_enum_double, \
117 .private_value = (unsigned long)&xenum }
f8ba0b7b 118#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
119 xhandler_get, xhandler_put) \
120{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 121 .info = snd_soc_info_volsw, \
808db4a4 122 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 123 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
7629ad24
DM
124#define SOC_DOUBLE_EXT(xname, xreg, shift_left, shift_right, xmax, xinvert,\
125 xhandler_get, xhandler_put) \
126{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
127 .info = snd_soc_info_volsw, \
128 .get = xhandler_get, .put = xhandler_put, \
129 .private_value = (unsigned long)&(struct soc_mixer_control) \
130 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 131 .max = xmax, .platform_max = xmax, .invert = xinvert} }
f8ba0b7b 132#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
133 xhandler_get, xhandler_put, tlv_array) \
134{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
135 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
136 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
137 .tlv.p = (tlv_array), \
138 .info = snd_soc_info_volsw, \
139 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 140 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
141#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
142 xhandler_get, xhandler_put, tlv_array) \
143{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
144 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
145 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
146 .tlv.p = (tlv_array), \
147 .info = snd_soc_info_volsw, \
148 .get = xhandler_get, .put = xhandler_put, \
149 .private_value = (unsigned long)&(struct soc_mixer_control) \
150 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 151 .max = xmax, .platform_max = xmax, .invert = xinvert} }
3ce91d5a
JS
152#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
153 xhandler_get, xhandler_put, tlv_array) \
154{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
155 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
156 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
157 .tlv.p = (tlv_array), \
158 .info = snd_soc_info_volsw_2r, \
159 .get = xhandler_get, .put = xhandler_put, \
160 .private_value = (unsigned long)&(struct soc_mixer_control) \
161 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 162 .max = xmax, .platform_max = xmax, .invert = xinvert} }
808db4a4
RP
163#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
164{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
165 .info = snd_soc_info_bool_ext, \
166 .get = xhandler_get, .put = xhandler_put, \
167 .private_value = xdata }
168#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
169{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
170 .info = snd_soc_info_enum_ext, \
171 .get = xhandler_get, .put = xhandler_put, \
172 .private_value = (unsigned long)&xenum }
173
b6f4bb38 174#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
175 xmin, xmax, tlv_array) \
176{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
177 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
178 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
179 .tlv.p = (tlv_array), \
180 .info = snd_soc_info_volsw_2r_sx, \
181 .get = snd_soc_get_volsw_2r_sx, \
182 .put = snd_soc_put_volsw_2r_sx, \
183 .private_value = (unsigned long)&(struct soc_mixer_control) \
184 {.reg = xreg_left, \
185 .rreg = xreg_right, .shift = xshift, \
186 .min = xmin, .max = xmax} }
187
188
6c2fb6a8
GL
189/*
190 * Simplified versions of above macros, declaring a struct and calculating
191 * ARRAY_SIZE internally
192 */
193#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
194 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
195 ARRAY_SIZE(xtexts), xtexts)
196#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
197 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
198#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
199 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
200#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
201 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
202 ARRAY_SIZE(xtexts), xtexts, xvalues)
203#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
204 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
205
0168bf0d
LG
206/*
207 * Component probe and remove ordering levels for components with runtime
208 * dependencies.
209 */
210#define SND_SOC_COMP_ORDER_FIRST -2
211#define SND_SOC_COMP_ORDER_EARLY -1
212#define SND_SOC_COMP_ORDER_NORMAL 0
213#define SND_SOC_COMP_ORDER_LATE 1
214#define SND_SOC_COMP_ORDER_LAST 2
215
0be9898a
MB
216/*
217 * Bias levels
218 *
219 * @ON: Bias is fully on for audio playback and capture operations.
220 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
221 * stream start and stop operations.
222 * @STANDBY: Low power standby state when no playback/capture operations are
223 * in progress. NOTE: The transition time between STANDBY and ON
224 * should be as fast as possible and no longer than 10ms.
225 * @OFF: Power Off. No restrictions on transition times.
226 */
227enum snd_soc_bias_level {
56fba41f
MB
228 SND_SOC_BIAS_OFF = 0,
229 SND_SOC_BIAS_STANDBY = 1,
230 SND_SOC_BIAS_PREPARE = 2,
231 SND_SOC_BIAS_ON = 3,
0be9898a
MB
232};
233
8a2cd618
MB
234struct snd_jack;
235struct snd_soc_card;
808db4a4
RP
236struct snd_soc_pcm_stream;
237struct snd_soc_ops;
808db4a4 238struct snd_soc_pcm_runtime;
3c4b266f 239struct snd_soc_dai;
f0fba2ad 240struct snd_soc_dai_driver;
12a48a8c 241struct snd_soc_platform;
d273ebe7 242struct snd_soc_dai_link;
f0fba2ad 243struct snd_soc_platform_driver;
808db4a4 244struct snd_soc_codec;
f0fba2ad 245struct snd_soc_codec_driver;
808db4a4 246struct soc_enum;
8a2cd618 247struct snd_soc_jack;
fa9879ed 248struct snd_soc_jack_zone;
8a2cd618 249struct snd_soc_jack_pin;
7a30a3db 250struct snd_soc_cache_ops;
ce6120cc 251#include <sound/soc-dapm.h>
f0fba2ad 252
ec67624d
LCM
253#ifdef CONFIG_GPIOLIB
254struct snd_soc_jack_gpio;
255#endif
808db4a4
RP
256
257typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
258
259extern struct snd_ac97_bus_ops soc_ac97_ops;
260
7084a42b 261enum snd_soc_control_type {
e9c03905 262 SND_SOC_I2C = 1,
7084a42b
MB
263 SND_SOC_SPI,
264};
265
7a30a3db 266enum snd_soc_compress_type {
119bd789 267 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5
DP
268 SND_SOC_LZO_COMPRESSION,
269 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
270};
271
b8c0dab9
LG
272enum snd_soc_pcm_subclass {
273 SND_SOC_PCM_CLASS_PCM = 0,
274 SND_SOC_PCM_CLASS_BE = 1,
275};
276
ec4ee52a
MB
277int snd_soc_codec_set_sysclk(struct snd_soc_codec *codec, int clk_id,
278 unsigned int freq, int dir);
279int snd_soc_codec_set_pll(struct snd_soc_codec *codec, int pll_id, int source,
280 unsigned int freq_in, unsigned int freq_out);
281
70a7ca34
VK
282int snd_soc_register_card(struct snd_soc_card *card);
283int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
284int snd_soc_suspend(struct device *dev);
285int snd_soc_resume(struct device *dev);
286int snd_soc_poweroff(struct device *dev);
f0fba2ad
LG
287int snd_soc_register_platform(struct device *dev,
288 struct snd_soc_platform_driver *platform_drv);
289void snd_soc_unregister_platform(struct device *dev);
290int snd_soc_register_codec(struct device *dev,
001ae4c0 291 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
292 struct snd_soc_dai_driver *dai_drv, int num_dai);
293void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
294int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
295 unsigned int reg);
239c9706
DP
296int snd_soc_codec_readable_register(struct snd_soc_codec *codec,
297 unsigned int reg);
298int snd_soc_codec_writable_register(struct snd_soc_codec *codec,
299 unsigned int reg);
17a52fd6 300int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
301 int addr_bits, int data_bits,
302 enum snd_soc_control_type control);
7a30a3db
DP
303int snd_soc_cache_sync(struct snd_soc_codec *codec);
304int snd_soc_cache_init(struct snd_soc_codec *codec);
305int snd_soc_cache_exit(struct snd_soc_codec *codec);
306int snd_soc_cache_write(struct snd_soc_codec *codec,
307 unsigned int reg, unsigned int value);
308int snd_soc_cache_read(struct snd_soc_codec *codec,
309 unsigned int reg, unsigned int *value);
066d16c3
DP
310int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
311 unsigned int reg);
312int snd_soc_default_readable_register(struct snd_soc_codec *codec,
313 unsigned int reg);
8020454c
DP
314int snd_soc_default_writable_register(struct snd_soc_codec *codec,
315 unsigned int reg);
f1442bc1
LG
316int snd_soc_platform_read(struct snd_soc_platform *platform,
317 unsigned int reg);
318int snd_soc_platform_write(struct snd_soc_platform *platform,
319 unsigned int reg, unsigned int val);
12a48a8c 320
7aae816d
MB
321/* Utility functions to get clock rates from various things */
322int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
323int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 324int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
325int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
326
808db4a4
RP
327/* set runtime hw params */
328int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
329 const struct snd_pcm_hardware *hw);
808db4a4 330
8a2cd618 331/* Jack reporting */
f0fba2ad 332int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
333 struct snd_soc_jack *jack);
334void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
335int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
336 struct snd_soc_jack_pin *pins);
d5021ec9
MB
337void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
338 struct notifier_block *nb);
339void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
340 struct notifier_block *nb);
fa9879ed
VK
341int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count,
342 struct snd_soc_jack_zone *zones);
343int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage);
ec67624d
LCM
344#ifdef CONFIG_GPIOLIB
345int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
346 struct snd_soc_jack_gpio *gpios);
347void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
348 struct snd_soc_jack_gpio *gpios);
349#endif
8a2cd618 350
808db4a4
RP
351/* codec register bit access */
352int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 353 unsigned int mask, unsigned int value);
dd1b3d53
MB
354int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
355 unsigned short reg, unsigned int mask,
356 unsigned int value);
808db4a4 357int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 358 unsigned int mask, unsigned int value);
808db4a4
RP
359
360int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
361 struct snd_ac97_bus_ops *ops, int num);
362void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
363
364/*
365 *Controls
366 */
367struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
efb7ac3f
MB
368 void *data, char *long_name,
369 const char *prefix);
3e8e1952
IM
370int snd_soc_add_controls(struct snd_soc_codec *codec,
371 const struct snd_kcontrol_new *controls, int num_controls);
a491a5c8
LG
372int snd_soc_add_platform_controls(struct snd_soc_platform *platform,
373 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
374int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
375 struct snd_ctl_elem_info *uinfo);
376int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
377 struct snd_ctl_elem_info *uinfo);
378int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
379 struct snd_ctl_elem_value *ucontrol);
380int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
381 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
382int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
383 struct snd_ctl_elem_value *ucontrol);
384int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
385 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
386int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
387 struct snd_ctl_elem_info *uinfo);
388int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
389 struct snd_ctl_elem_info *uinfo);
392abe9c 390#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
391int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
392 struct snd_ctl_elem_value *ucontrol);
393int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
394 struct snd_ctl_elem_value *ucontrol);
395int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
396 struct snd_ctl_elem_info *uinfo);
397int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
398 struct snd_ctl_elem_value *ucontrol);
399int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
400 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
401int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
402 struct snd_ctl_elem_info *uinfo);
403int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
404 struct snd_ctl_elem_value *ucontrol);
405int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
406 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
407int snd_soc_limit_volume(struct snd_soc_codec *codec,
408 const char *name, int max);
b6f4bb38 409int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
410 struct snd_ctl_elem_info *uinfo);
411int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
412 struct snd_ctl_elem_value *ucontrol);
413int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
414 struct snd_ctl_elem_value *ucontrol);
808db4a4 415
066d16c3
DP
416/**
417 * struct snd_soc_reg_access - Describes whether a given register is
418 * readable, writable or volatile.
419 *
420 * @reg: the register number
421 * @read: whether this register is readable
422 * @write: whether this register is writable
423 * @vol: whether this register is volatile
424 */
425struct snd_soc_reg_access {
426 u16 reg;
427 u16 read;
428 u16 write;
429 u16 vol;
430};
431
8a2cd618
MB
432/**
433 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
434 *
435 * @pin: name of the pin to update
436 * @mask: bits to check for in reported jack status
437 * @invert: if non-zero then pin is enabled when status is not reported
438 */
439struct snd_soc_jack_pin {
440 struct list_head list;
441 const char *pin;
442 int mask;
443 bool invert;
444};
445
fa9879ed
VK
446/**
447 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
448 *
449 * @min_mv: start voltage in mv
450 * @max_mv: end voltage in mv
451 * @jack_type: type of jack that is expected for this voltage
452 * @debounce_time: debounce_time for jack, codec driver should wait for this
453 * duration before reading the adc for voltages
454 * @:list: list container
455 */
456struct snd_soc_jack_zone {
457 unsigned int min_mv;
458 unsigned int max_mv;
459 unsigned int jack_type;
460 unsigned int debounce_time;
461 struct list_head list;
462};
463
ec67624d
LCM
464/**
465 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
466 *
467 * @gpio: gpio number
468 * @name: gpio name
469 * @report: value to report when jack detected
470 * @invert: report presence in low state
471 * @debouce_time: debouce time in ms
7887ab3a 472 * @wake: enable as wake source
fadddc87
MB
473 * @jack_status_check: callback function which overrides the detection
474 * to provide more complex checks (eg, reading an
475 * ADC).
ec67624d
LCM
476 */
477#ifdef CONFIG_GPIOLIB
478struct snd_soc_jack_gpio {
479 unsigned int gpio;
480 const char *name;
481 int report;
482 int invert;
483 int debounce_time;
7887ab3a
MB
484 bool wake;
485
ec67624d 486 struct snd_soc_jack *jack;
4c14d78e 487 struct delayed_work work;
c871a053
JS
488
489 int (*jack_status_check)(void);
ec67624d
LCM
490};
491#endif
492
8a2cd618
MB
493struct snd_soc_jack {
494 struct snd_jack *jack;
f0fba2ad 495 struct snd_soc_codec *codec;
8a2cd618
MB
496 struct list_head pins;
497 int status;
d5021ec9 498 struct blocking_notifier_head notifier;
fa9879ed 499 struct list_head jack_zones;
8a2cd618
MB
500};
501
808db4a4
RP
502/* SoC PCM stream information */
503struct snd_soc_pcm_stream {
f0fba2ad 504 const char *stream_name;
1c433fbd
GG
505 u64 formats; /* SNDRV_PCM_FMTBIT_* */
506 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
507 unsigned int rate_min; /* min rate */
508 unsigned int rate_max; /* max rate */
509 unsigned int channels_min; /* min channels */
510 unsigned int channels_max; /* max channels */
808db4a4
RP
511};
512
513/* SoC audio ops */
514struct snd_soc_ops {
515 int (*startup)(struct snd_pcm_substream *);
516 void (*shutdown)(struct snd_pcm_substream *);
517 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
518 int (*hw_free)(struct snd_pcm_substream *);
519 int (*prepare)(struct snd_pcm_substream *);
520 int (*trigger)(struct snd_pcm_substream *, int);
521};
522
7a30a3db
DP
523/* SoC cache ops */
524struct snd_soc_cache_ops {
0d735eaa 525 const char *name;
7a30a3db
DP
526 enum snd_soc_compress_type id;
527 int (*init)(struct snd_soc_codec *codec);
528 int (*exit)(struct snd_soc_codec *codec);
529 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
530 unsigned int *value);
531 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
532 unsigned int value);
533 int (*sync)(struct snd_soc_codec *codec);
534};
535
f0fba2ad 536/* SoC Audio Codec device */
808db4a4 537struct snd_soc_codec {
f0fba2ad 538 const char *name;
ead9b919 539 const char *name_prefix;
f0fba2ad 540 int id;
0d0cf00a 541 struct device *dev;
001ae4c0 542 const struct snd_soc_codec_driver *driver;
0d0cf00a 543
f0fba2ad
LG
544 struct mutex mutex;
545 struct snd_soc_card *card;
0d0cf00a 546 struct list_head list;
f0fba2ad
LG
547 struct list_head card_list;
548 int num_dai;
23bbce34 549 enum snd_soc_compress_type compress_type;
aea170a0 550 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
551 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
552 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 553 int (*writable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
554
555 /* runtime */
808db4a4
RP
556 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
557 unsigned int active;
dad8e7ae 558 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
559 unsigned int suspended:1; /* Codec is in suspend PM state */
560 unsigned int probed:1; /* Codec has been probed */
561 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 562 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 563 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 564 unsigned int cache_init:1; /* codec cache has been initialized */
aaee8ef1
MB
565 u32 cache_only; /* Suppress writes to hardware */
566 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
567
568 /* codec IO */
569 void *control_data; /* codec control (i2c/3wire) data */
67850a89 570 enum snd_soc_control_type control_type;
808db4a4 571 hw_write_t hw_write;
afa2f106 572 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
573 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
574 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
5fb609d4 575 int (*bulk_write_raw)(struct snd_soc_codec *, unsigned int, const void *, size_t);
808db4a4 576 void *reg_cache;
3335ddca 577 const void *reg_def_copy;
7a30a3db
DP
578 const struct snd_soc_cache_ops *cache_ops;
579 struct mutex cache_rw_mutex;
be3ea3b9 580 int val_bytes;
a96ca338 581
808db4a4 582 /* dapm */
ce6120cc 583 struct snd_soc_dapm_context dapm;
808db4a4 584
384c89e2 585#ifdef CONFIG_DEBUG_FS
88439ac7 586 struct dentry *debugfs_codec_root;
384c89e2 587 struct dentry *debugfs_reg;
79fb9387 588 struct dentry *debugfs_dapm;
384c89e2 589#endif
808db4a4
RP
590};
591
f0fba2ad
LG
592/* codec driver */
593struct snd_soc_codec_driver {
594
595 /* driver ops */
596 int (*probe)(struct snd_soc_codec *);
597 int (*remove)(struct snd_soc_codec *);
598 int (*suspend)(struct snd_soc_codec *,
599 pm_message_t state);
600 int (*resume)(struct snd_soc_codec *);
601
b7af1daf
MB
602 /* Default control and setup, added after probe() is run */
603 const struct snd_kcontrol_new *controls;
604 int num_controls;
89b95ac0
MB
605 const struct snd_soc_dapm_widget *dapm_widgets;
606 int num_dapm_widgets;
607 const struct snd_soc_dapm_route *dapm_routes;
608 int num_dapm_routes;
609
ec4ee52a
MB
610 /* codec wide operations */
611 int (*set_sysclk)(struct snd_soc_codec *codec,
612 int clk_id, unsigned int freq, int dir);
613 int (*set_pll)(struct snd_soc_codec *codec, int pll_id, int source,
614 unsigned int freq_in, unsigned int freq_out);
615
f0fba2ad
LG
616 /* codec IO */
617 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
618 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
619 int (*display_register)(struct snd_soc_codec *, char *,
620 size_t, unsigned int);
d4754ec9
DP
621 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
622 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 623 int (*writable_register)(struct snd_soc_codec *, unsigned int);
f0fba2ad
LG
624 short reg_cache_size;
625 short reg_cache_step;
626 short reg_word_size;
627 const void *reg_cache_default;
066d16c3
DP
628 short reg_access_size;
629 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 630 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
631
632 /* codec bias level */
633 int (*set_bias_level)(struct snd_soc_codec *,
634 enum snd_soc_bias_level level);
474b62d6
MB
635
636 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 637 enum snd_soc_dapm_type, int);
0168bf0d
LG
638
639 /* probe ordering - for components with runtime dependencies */
640 int probe_order;
641 int remove_order;
808db4a4
RP
642};
643
644/* SoC platform interface */
f0fba2ad 645struct snd_soc_platform_driver {
808db4a4 646
f0fba2ad
LG
647 int (*probe)(struct snd_soc_platform *);
648 int (*remove)(struct snd_soc_platform *);
649 int (*suspend)(struct snd_soc_dai *dai);
650 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
651
652 /* pcm creation and destruction */
552d1ef6 653 int (*pcm_new)(struct snd_soc_pcm_runtime *);
808db4a4
RP
654 void (*pcm_free)(struct snd_pcm *);
655
cb2cf612
LG
656 /* Default control and setup, added after probe() is run */
657 const struct snd_kcontrol_new *controls;
658 int num_controls;
659 const struct snd_soc_dapm_widget *dapm_widgets;
660 int num_dapm_widgets;
661 const struct snd_soc_dapm_route *dapm_routes;
662 int num_dapm_routes;
663
258020d0
PU
664 /*
665 * For platform caused delay reporting.
666 * Optional.
667 */
668 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
669 struct snd_soc_dai *);
670
808db4a4 671 /* platform stream ops */
f0fba2ad 672 struct snd_pcm_ops *ops;
0168bf0d
LG
673
674 /* probe ordering - for components with runtime dependencies */
675 int probe_order;
676 int remove_order;
f1442bc1
LG
677
678 /* platform IO - used for platform DAPM */
679 unsigned int (*read)(struct snd_soc_platform *, unsigned int);
680 int (*write)(struct snd_soc_platform *, unsigned int, unsigned int);
808db4a4
RP
681};
682
f0fba2ad
LG
683struct snd_soc_platform {
684 const char *name;
685 int id;
686 struct device *dev;
687 struct snd_soc_platform_driver *driver;
808db4a4 688
f0fba2ad
LG
689 unsigned int suspended:1; /* platform is suspended */
690 unsigned int probed:1;
1c433fbd 691
f0fba2ad
LG
692 struct snd_soc_card *card;
693 struct list_head list;
694 struct list_head card_list;
b7950641
LG
695
696 struct snd_soc_dapm_context dapm;
f0fba2ad 697};
808db4a4 698
f0fba2ad
LG
699struct snd_soc_dai_link {
700 /* config - must be set by machine driver */
701 const char *name; /* Codec name */
702 const char *stream_name; /* Stream name */
703 const char *codec_name; /* for multi-codec */
704 const char *platform_name; /* for multi-platform */
705 const char *cpu_dai_name;
706 const char *codec_dai_name;
4ccab3e7 707
3efab7dc
MB
708 /* Keep DAI active over suspend */
709 unsigned int ignore_suspend:1;
710
06f409d7
MB
711 /* Symmetry requirements */
712 unsigned int symmetric_rates:1;
713
f0fba2ad
LG
714 /* codec/machine specific init - e.g. add machine controls */
715 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 716
f0fba2ad
LG
717 /* machine stream operations */
718 struct snd_soc_ops *ops;
808db4a4
RP
719};
720
ff819b83 721struct snd_soc_codec_conf {
ead9b919 722 const char *dev_name;
ff819b83
DP
723
724 /*
725 * optional map of kcontrol, widget and path name prefixes that are
726 * associated per device
727 */
ead9b919 728 const char *name_prefix;
ff819b83
DP
729
730 /*
731 * set this to the desired compression type if you want to
732 * override the one supplied in codec->driver->compress_type
733 */
734 enum snd_soc_compress_type compress_type;
ead9b919
JN
735};
736
2eea392d
JN
737struct snd_soc_aux_dev {
738 const char *name; /* Codec name */
739 const char *codec_name; /* for multi-codec */
740
741 /* codec/machine specific init - e.g. add machine controls */
742 int (*init)(struct snd_soc_dapm_context *dapm);
743};
744
87506549
MB
745/* SoC card */
746struct snd_soc_card {
f0fba2ad 747 const char *name;
22de71ba
LG
748 const char *long_name;
749 const char *driver_name;
c5af3a2e 750 struct device *dev;
f0fba2ad
LG
751 struct snd_card *snd_card;
752 struct module *owner;
c5af3a2e
MB
753
754 struct list_head list;
f0fba2ad 755 struct mutex mutex;
c5af3a2e 756
f0fba2ad 757 bool instantiated;
808db4a4 758
e7361ec4 759 int (*probe)(struct snd_soc_card *card);
28e9ad92 760 int (*late_probe)(struct snd_soc_card *card);
e7361ec4 761 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
762
763 /* the pre and post PM functions are used to do any PM work before and
764 * after the codec and DAI's do any PM work. */
70b2ac12
MB
765 int (*suspend_pre)(struct snd_soc_card *card);
766 int (*suspend_post)(struct snd_soc_card *card);
767 int (*resume_pre)(struct snd_soc_card *card);
768 int (*resume_post)(struct snd_soc_card *card);
808db4a4 769
0b4d221b 770 /* callbacks */
87506549 771 int (*set_bias_level)(struct snd_soc_card *,
d4c6005f 772 struct snd_soc_dapm_context *dapm,
0be9898a 773 enum snd_soc_bias_level level);
1badabd9 774 int (*set_bias_level_post)(struct snd_soc_card *,
d4c6005f 775 struct snd_soc_dapm_context *dapm,
1badabd9 776 enum snd_soc_bias_level level);
0b4d221b 777
6c5f1fed 778 long pmdown_time;
96dd3622 779
808db4a4
RP
780 /* CPU <--> Codec DAI links */
781 struct snd_soc_dai_link *dai_link;
782 int num_links;
f0fba2ad
LG
783 struct snd_soc_pcm_runtime *rtd;
784 int num_rtd;
6308419a 785
ff819b83
DP
786 /* optional codec specific configuration */
787 struct snd_soc_codec_conf *codec_conf;
788 int num_configs;
ead9b919 789
2eea392d
JN
790 /*
791 * optional auxiliary devices such as amplifiers or codecs with DAI
792 * link unused
793 */
794 struct snd_soc_aux_dev *aux_dev;
795 int num_aux_devs;
796 struct snd_soc_pcm_runtime *rtd_aux;
797 int num_aux_rtd;
798
b7af1daf
MB
799 const struct snd_kcontrol_new *controls;
800 int num_controls;
801
b8ad29de
MB
802 /*
803 * Card-specific routes and widgets.
804 */
d06e48db 805 const struct snd_soc_dapm_widget *dapm_widgets;
b8ad29de 806 int num_dapm_widgets;
d06e48db 807 const struct snd_soc_dapm_route *dapm_routes;
b8ad29de
MB
808 int num_dapm_routes;
809
6308419a 810 struct work_struct deferred_resume_work;
f0fba2ad
LG
811
812 /* lists of probed devices belonging to this card */
813 struct list_head codec_dev_list;
814 struct list_head platform_dev_list;
815 struct list_head dai_dev_list;
a6052154 816
97c866de 817 struct list_head widgets;
8ddab3f5 818 struct list_head paths;
7be31be8 819 struct list_head dapm_list;
8ddab3f5 820
e37a4970
MB
821 /* Generic DAPM context for the card */
822 struct snd_soc_dapm_context dapm;
823
a6052154
JN
824#ifdef CONFIG_DEBUG_FS
825 struct dentry *debugfs_card_root;
3a45b867 826 struct dentry *debugfs_pop_time;
a6052154 827#endif
3a45b867 828 u32 pop_time;
dddf3e4c
MB
829
830 void *drvdata;
808db4a4
RP
831};
832
f0fba2ad
LG
833/* SoC machine DAI configuration, glues a codec and cpu DAI together */
834struct snd_soc_pcm_runtime {
835 struct device dev;
87506549 836 struct snd_soc_card *card;
f0fba2ad 837 struct snd_soc_dai_link *dai_link;
b8c0dab9
LG
838 struct mutex pcm_mutex;
839 enum snd_soc_pcm_subclass pcm_subclass;
840 struct snd_pcm_ops ops;
f0fba2ad
LG
841
842 unsigned int complete:1;
843 unsigned int dev_registered:1;
808db4a4 844
f0fba2ad
LG
845 /* Symmetry data - only valid if symmetry is being enforced */
846 unsigned int rate;
847 long pmdown_time;
848
849 /* runtime devices */
850 struct snd_pcm *pcm;
851 struct snd_soc_codec *codec;
852 struct snd_soc_platform *platform;
853 struct snd_soc_dai *codec_dai;
854 struct snd_soc_dai *cpu_dai;
855
856 struct delayed_work delayed_work;
808db4a4
RP
857};
858
4eaa9819
JS
859/* mixer control */
860struct soc_mixer_control {
d11bb4a9 861 int min, max, platform_max;
815ecf8d 862 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
863};
864
808db4a4
RP
865/* enumerated kcontrol */
866struct soc_enum {
2e72f8e3
PU
867 unsigned short reg;
868 unsigned short reg2;
869 unsigned char shift_l;
870 unsigned char shift_r;
871 unsigned int max;
872 unsigned int mask;
87023ff7 873 const char * const *texts;
2e72f8e3
PU
874 const unsigned int *values;
875 void *dapm;
876};
877
5c82f567 878/* codec IO */
c3753707
MB
879unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
880unsigned int snd_soc_write(struct snd_soc_codec *codec,
881 unsigned int reg, unsigned int val);
5fb609d4
DP
882unsigned int snd_soc_bulk_write_raw(struct snd_soc_codec *codec,
883 unsigned int reg, const void *data, size_t len);
5c82f567 884
f0fba2ad
LG
885/* device driver data */
886
dddf3e4c
MB
887static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
888 void *data)
889{
890 card->drvdata = data;
891}
892
893static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
894{
895 return card->drvdata;
896}
897
b2c812e2 898static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 899 void *data)
b2c812e2 900{
f0fba2ad 901 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
902}
903
904static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
905{
f0fba2ad
LG
906 return dev_get_drvdata(codec->dev);
907}
908
909static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
910 void *data)
911{
912 dev_set_drvdata(platform->dev, data);
913}
914
915static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
916{
917 return dev_get_drvdata(platform->dev);
918}
919
920static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
921 void *data)
922{
923 dev_set_drvdata(&rtd->dev, data);
924}
925
926static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
927{
928 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
929}
930
4e10bda0
VK
931static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
932{
933 INIT_LIST_HEAD(&card->dai_dev_list);
934 INIT_LIST_HEAD(&card->codec_dev_list);
935 INIT_LIST_HEAD(&card->platform_dev_list);
936 INIT_LIST_HEAD(&card->widgets);
937 INIT_LIST_HEAD(&card->paths);
938 INIT_LIST_HEAD(&card->dapm_list);
939}
940
fb257897
MB
941int snd_soc_util_init(void);
942void snd_soc_util_exit(void);
943
a47cbe72
MB
944#include <sound/soc-dai.h>
945
faff4bb0 946#ifdef CONFIG_DEBUG_FS
8a9dab1a 947extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
948#endif
949
6f8ab4ac
MB
950extern const struct dev_pm_ops snd_soc_pm_ops;
951
808db4a4 952#endif
This page took 0.326156 seconds and 5 git commands to generate.