ASoC: soc-core: Generalize snd_soc_prefix_map and rename to snd_soc_codec_conf
[deliverable/linux.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
808db4a4
RP
22#include <sound/core.h>
23#include <sound/pcm.h>
24#include <sound/control.h>
25#include <sound/ac97_codec.h>
26
808db4a4
RP
27/*
28 * Convenience kcontrol builders
29 */
4eaa9819
JS
30#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
31 ((unsigned long)&(struct soc_mixer_control) \
762b8df7 32 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
d11bb4a9 33 .platform_max = xmax, .invert = xinvert})
4eaa9819
JS
34#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
35 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 36 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 37#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
38{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
39 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
40 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
41 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
42#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
43{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
44 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
45 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
46 .tlv.p = (tlv_array), \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 50#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
52 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
53 .put = snd_soc_put_volsw, \
4eaa9819
JS
54 .private_value = (unsigned long)&(struct soc_mixer_control) \
55 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 56 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 57#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
58{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
59 .info = snd_soc_info_volsw_2r, \
60 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
61 .private_value = (unsigned long)&(struct soc_mixer_control) \
62 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 63 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 64#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
66 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
67 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
68 .tlv.p = (tlv_array), \
69 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
70 .put = snd_soc_put_volsw, \
4eaa9819
JS
71 .private_value = (unsigned long)&(struct soc_mixer_control) \
72 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
d11bb4a9 73 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 74#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
75{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
76 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
77 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
78 .tlv.p = (tlv_array), \
79 .info = snd_soc_info_volsw_2r, \
80 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
81 .private_value = (unsigned long)&(struct soc_mixer_control) \
82 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 83 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 84#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
85{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
86 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
87 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
88 .tlv.p = (tlv_array), \
89 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
90 .put = snd_soc_put_volsw_s8, \
4eaa9819 91 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
92 {.reg = xreg, .min = xmin, .max = xmax, \
93 .platform_max = xmax} }
f8ba0b7b 94#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 95{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
96 .max = xmax, .texts = xtexts }
97#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
98 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
99#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
100{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
101#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
102{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
103 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
104#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
105 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
106#define SOC_ENUM(xname, xenum) \
107{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
108 .info = snd_soc_info_enum_double, \
109 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
110 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
111#define SOC_VALUE_ENUM(xname, xenum) \
112{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 113 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
114 .get = snd_soc_get_value_enum_double, \
115 .put = snd_soc_put_value_enum_double, \
116 .private_value = (unsigned long)&xenum }
f8ba0b7b 117#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
118 xhandler_get, xhandler_put) \
119{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 120 .info = snd_soc_info_volsw, \
808db4a4 121 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 122 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
7629ad24
DM
123#define SOC_DOUBLE_EXT(xname, xreg, shift_left, shift_right, xmax, xinvert,\
124 xhandler_get, xhandler_put) \
125{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
126 .info = snd_soc_info_volsw, \
127 .get = xhandler_get, .put = xhandler_put, \
128 .private_value = (unsigned long)&(struct soc_mixer_control) \
129 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 130 .max = xmax, .platform_max = xmax, .invert = xinvert} }
f8ba0b7b 131#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
132 xhandler_get, xhandler_put, tlv_array) \
133{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
134 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
135 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
136 .tlv.p = (tlv_array), \
137 .info = snd_soc_info_volsw, \
138 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 139 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
140#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
141 xhandler_get, xhandler_put, tlv_array) \
142{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
143 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
144 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
145 .tlv.p = (tlv_array), \
146 .info = snd_soc_info_volsw, \
147 .get = xhandler_get, .put = xhandler_put, \
148 .private_value = (unsigned long)&(struct soc_mixer_control) \
149 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 150 .max = xmax, .platform_max = xmax, .invert = xinvert} }
3ce91d5a
JS
151#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
152 xhandler_get, xhandler_put, tlv_array) \
153{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
154 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
155 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
156 .tlv.p = (tlv_array), \
157 .info = snd_soc_info_volsw_2r, \
158 .get = xhandler_get, .put = xhandler_put, \
159 .private_value = (unsigned long)&(struct soc_mixer_control) \
160 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 161 .max = xmax, .platform_max = xmax, .invert = xinvert} }
808db4a4
RP
162#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
163{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
164 .info = snd_soc_info_bool_ext, \
165 .get = xhandler_get, .put = xhandler_put, \
166 .private_value = xdata }
167#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
168{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
169 .info = snd_soc_info_enum_ext, \
170 .get = xhandler_get, .put = xhandler_put, \
171 .private_value = (unsigned long)&xenum }
172
b6f4bb38 173#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
174 xmin, xmax, tlv_array) \
175{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
176 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
177 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
178 .tlv.p = (tlv_array), \
179 .info = snd_soc_info_volsw_2r_sx, \
180 .get = snd_soc_get_volsw_2r_sx, \
181 .put = snd_soc_put_volsw_2r_sx, \
182 .private_value = (unsigned long)&(struct soc_mixer_control) \
183 {.reg = xreg_left, \
184 .rreg = xreg_right, .shift = xshift, \
185 .min = xmin, .max = xmax} }
186
187
6c2fb6a8
GL
188/*
189 * Simplified versions of above macros, declaring a struct and calculating
190 * ARRAY_SIZE internally
191 */
192#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
193 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
194 ARRAY_SIZE(xtexts), xtexts)
195#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
196 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
197#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
198 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
199#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
200 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
201 ARRAY_SIZE(xtexts), xtexts, xvalues)
202#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
203 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
204
0be9898a
MB
205/*
206 * Bias levels
207 *
208 * @ON: Bias is fully on for audio playback and capture operations.
209 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
210 * stream start and stop operations.
211 * @STANDBY: Low power standby state when no playback/capture operations are
212 * in progress. NOTE: The transition time between STANDBY and ON
213 * should be as fast as possible and no longer than 10ms.
214 * @OFF: Power Off. No restrictions on transition times.
215 */
216enum snd_soc_bias_level {
0be9898a 217 SND_SOC_BIAS_OFF,
4e485416
JN
218 SND_SOC_BIAS_STANDBY,
219 SND_SOC_BIAS_PREPARE,
220 SND_SOC_BIAS_ON,
0be9898a
MB
221};
222
8a2cd618
MB
223struct snd_jack;
224struct snd_soc_card;
808db4a4
RP
225struct snd_soc_device;
226struct snd_soc_pcm_stream;
227struct snd_soc_ops;
228struct snd_soc_dai_mode;
229struct snd_soc_pcm_runtime;
3c4b266f 230struct snd_soc_dai;
f0fba2ad 231struct snd_soc_dai_driver;
12a48a8c 232struct snd_soc_platform;
d273ebe7 233struct snd_soc_dai_link;
f0fba2ad 234struct snd_soc_platform_driver;
808db4a4 235struct snd_soc_codec;
f0fba2ad 236struct snd_soc_codec_driver;
808db4a4
RP
237struct soc_enum;
238struct snd_soc_ac97_ops;
8a2cd618
MB
239struct snd_soc_jack;
240struct snd_soc_jack_pin;
7a30a3db 241struct snd_soc_cache_ops;
ce6120cc 242#include <sound/soc-dapm.h>
f0fba2ad 243
ec67624d
LCM
244#ifdef CONFIG_GPIOLIB
245struct snd_soc_jack_gpio;
246#endif
808db4a4
RP
247
248typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
249
250extern struct snd_ac97_bus_ops soc_ac97_ops;
251
7084a42b
MB
252enum snd_soc_control_type {
253 SND_SOC_CUSTOM,
254 SND_SOC_I2C,
255 SND_SOC_SPI,
256};
257
7a30a3db 258enum snd_soc_compress_type {
119bd789 259 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5
DP
260 SND_SOC_LZO_COMPRESSION,
261 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
262};
263
f0fba2ad
LG
264int snd_soc_register_platform(struct device *dev,
265 struct snd_soc_platform_driver *platform_drv);
266void snd_soc_unregister_platform(struct device *dev);
267int snd_soc_register_codec(struct device *dev,
268 struct snd_soc_codec_driver *codec_drv,
269 struct snd_soc_dai_driver *dai_drv, int num_dai);
270void snd_soc_unregister_codec(struct device *dev);
096e49d5 271int snd_soc_codec_volatile_register(struct snd_soc_codec *codec, int reg);
17a52fd6 272int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
273 int addr_bits, int data_bits,
274 enum snd_soc_control_type control);
7a30a3db
DP
275int snd_soc_cache_sync(struct snd_soc_codec *codec);
276int snd_soc_cache_init(struct snd_soc_codec *codec);
277int snd_soc_cache_exit(struct snd_soc_codec *codec);
278int snd_soc_cache_write(struct snd_soc_codec *codec,
279 unsigned int reg, unsigned int value);
280int snd_soc_cache_read(struct snd_soc_codec *codec,
281 unsigned int reg, unsigned int *value);
12a48a8c 282
7aae816d
MB
283/* Utility functions to get clock rates from various things */
284int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
285int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 286int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
287int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
288
808db4a4
RP
289/* set runtime hw params */
290int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
291 const struct snd_pcm_hardware *hw);
808db4a4 292
8a2cd618 293/* Jack reporting */
f0fba2ad 294int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
295 struct snd_soc_jack *jack);
296void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
297int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
298 struct snd_soc_jack_pin *pins);
d5021ec9
MB
299void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
300 struct notifier_block *nb);
301void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
302 struct notifier_block *nb);
ec67624d
LCM
303#ifdef CONFIG_GPIOLIB
304int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
305 struct snd_soc_jack_gpio *gpios);
306void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
307 struct snd_soc_jack_gpio *gpios);
308#endif
8a2cd618 309
808db4a4
RP
310/* codec register bit access */
311int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 312 unsigned int mask, unsigned int value);
dd1b3d53
MB
313int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
314 unsigned short reg, unsigned int mask,
315 unsigned int value);
808db4a4 316int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 317 unsigned int mask, unsigned int value);
808db4a4
RP
318
319int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
320 struct snd_ac97_bus_ops *ops, int num);
321void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
322
323/*
324 *Controls
325 */
326struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
327 void *data, char *long_name);
3e8e1952
IM
328int snd_soc_add_controls(struct snd_soc_codec *codec,
329 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
330int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
331 struct snd_ctl_elem_info *uinfo);
332int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
333 struct snd_ctl_elem_info *uinfo);
334int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
335 struct snd_ctl_elem_value *ucontrol);
336int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
337 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
338int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
339 struct snd_ctl_elem_value *ucontrol);
340int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
341 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
342int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
343 struct snd_ctl_elem_info *uinfo);
344int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
345 struct snd_ctl_elem_info *uinfo);
392abe9c 346#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
347int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
348 struct snd_ctl_elem_value *ucontrol);
349int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
350 struct snd_ctl_elem_value *ucontrol);
351int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
352 struct snd_ctl_elem_info *uinfo);
353int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
354 struct snd_ctl_elem_value *ucontrol);
355int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
356 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
357int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
358 struct snd_ctl_elem_info *uinfo);
359int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
360 struct snd_ctl_elem_value *ucontrol);
361int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
362 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
363int snd_soc_limit_volume(struct snd_soc_codec *codec,
364 const char *name, int max);
b6f4bb38 365int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
366 struct snd_ctl_elem_info *uinfo);
367int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
368 struct snd_ctl_elem_value *ucontrol);
369int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
370 struct snd_ctl_elem_value *ucontrol);
808db4a4 371
8a2cd618
MB
372/**
373 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
374 *
375 * @pin: name of the pin to update
376 * @mask: bits to check for in reported jack status
377 * @invert: if non-zero then pin is enabled when status is not reported
378 */
379struct snd_soc_jack_pin {
380 struct list_head list;
381 const char *pin;
382 int mask;
383 bool invert;
384};
385
ec67624d
LCM
386/**
387 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
388 *
389 * @gpio: gpio number
390 * @name: gpio name
391 * @report: value to report when jack detected
392 * @invert: report presence in low state
393 * @debouce_time: debouce time in ms
394 */
395#ifdef CONFIG_GPIOLIB
396struct snd_soc_jack_gpio {
397 unsigned int gpio;
398 const char *name;
399 int report;
400 int invert;
401 int debounce_time;
402 struct snd_soc_jack *jack;
4c14d78e 403 struct delayed_work work;
c871a053
JS
404
405 int (*jack_status_check)(void);
ec67624d
LCM
406};
407#endif
408
8a2cd618
MB
409struct snd_soc_jack {
410 struct snd_jack *jack;
f0fba2ad 411 struct snd_soc_codec *codec;
8a2cd618
MB
412 struct list_head pins;
413 int status;
d5021ec9 414 struct blocking_notifier_head notifier;
8a2cd618
MB
415};
416
808db4a4
RP
417/* SoC PCM stream information */
418struct snd_soc_pcm_stream {
f0fba2ad 419 const char *stream_name;
1c433fbd
GG
420 u64 formats; /* SNDRV_PCM_FMTBIT_* */
421 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
422 unsigned int rate_min; /* min rate */
423 unsigned int rate_max; /* max rate */
424 unsigned int channels_min; /* min channels */
425 unsigned int channels_max; /* max channels */
808db4a4
RP
426};
427
428/* SoC audio ops */
429struct snd_soc_ops {
430 int (*startup)(struct snd_pcm_substream *);
431 void (*shutdown)(struct snd_pcm_substream *);
432 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
433 int (*hw_free)(struct snd_pcm_substream *);
434 int (*prepare)(struct snd_pcm_substream *);
435 int (*trigger)(struct snd_pcm_substream *, int);
436};
437
7a30a3db
DP
438/* SoC cache ops */
439struct snd_soc_cache_ops {
440 enum snd_soc_compress_type id;
441 int (*init)(struct snd_soc_codec *codec);
442 int (*exit)(struct snd_soc_codec *codec);
443 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
444 unsigned int *value);
445 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
446 unsigned int value);
447 int (*sync)(struct snd_soc_codec *codec);
448};
449
f0fba2ad 450/* SoC Audio Codec device */
808db4a4 451struct snd_soc_codec {
f0fba2ad 452 const char *name;
ead9b919 453 const char *name_prefix;
f0fba2ad 454 int id;
0d0cf00a 455 struct device *dev;
f0fba2ad 456 struct snd_soc_codec_driver *driver;
0d0cf00a 457
f0fba2ad
LG
458 struct mutex mutex;
459 struct snd_soc_card *card;
0d0cf00a 460 struct list_head list;
f0fba2ad
LG
461 struct list_head card_list;
462 int num_dai;
23bbce34 463 enum snd_soc_compress_type compress_type;
808db4a4
RP
464
465 /* runtime */
808db4a4
RP
466 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
467 unsigned int active;
f0fba2ad
LG
468 unsigned int cache_only:1; /* Suppress writes to hardware */
469 unsigned int cache_sync:1; /* Cache needs to be synced to hardware */
470 unsigned int suspended:1; /* Codec is in suspend PM state */
471 unsigned int probed:1; /* Codec has been probed */
472 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 473 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 474 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
808db4a4
RP
475
476 /* codec IO */
477 void *control_data; /* codec control (i2c/3wire) data */
808db4a4 478 hw_write_t hw_write;
afa2f106 479 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
480 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
481 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
808db4a4 482 void *reg_cache;
7a30a3db
DP
483 const struct snd_soc_cache_ops *cache_ops;
484 struct mutex cache_rw_mutex;
a96ca338 485
808db4a4 486 /* dapm */
ce6120cc 487 struct snd_soc_dapm_context dapm;
808db4a4 488
384c89e2 489#ifdef CONFIG_DEBUG_FS
88439ac7 490 struct dentry *debugfs_codec_root;
384c89e2 491 struct dentry *debugfs_reg;
79fb9387 492 struct dentry *debugfs_dapm;
384c89e2 493#endif
808db4a4
RP
494};
495
f0fba2ad
LG
496/* codec driver */
497struct snd_soc_codec_driver {
498
499 /* driver ops */
500 int (*probe)(struct snd_soc_codec *);
501 int (*remove)(struct snd_soc_codec *);
502 int (*suspend)(struct snd_soc_codec *,
503 pm_message_t state);
504 int (*resume)(struct snd_soc_codec *);
505
506 /* codec IO */
507 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
508 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
509 int (*display_register)(struct snd_soc_codec *, char *,
510 size_t, unsigned int);
511 int (*volatile_register)(unsigned int);
512 int (*readable_register)(unsigned int);
513 short reg_cache_size;
514 short reg_cache_step;
515 short reg_word_size;
516 const void *reg_cache_default;
7a30a3db 517 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
518
519 /* codec bias level */
520 int (*set_bias_level)(struct snd_soc_codec *,
521 enum snd_soc_bias_level level);
808db4a4
RP
522};
523
524/* SoC platform interface */
f0fba2ad 525struct snd_soc_platform_driver {
808db4a4 526
f0fba2ad
LG
527 int (*probe)(struct snd_soc_platform *);
528 int (*remove)(struct snd_soc_platform *);
529 int (*suspend)(struct snd_soc_dai *dai);
530 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
531
532 /* pcm creation and destruction */
3c4b266f 533 int (*pcm_new)(struct snd_card *, struct snd_soc_dai *,
808db4a4
RP
534 struct snd_pcm *);
535 void (*pcm_free)(struct snd_pcm *);
536
258020d0
PU
537 /*
538 * For platform caused delay reporting.
539 * Optional.
540 */
541 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
542 struct snd_soc_dai *);
543
808db4a4 544 /* platform stream ops */
f0fba2ad 545 struct snd_pcm_ops *ops;
808db4a4
RP
546};
547
f0fba2ad
LG
548struct snd_soc_platform {
549 const char *name;
550 int id;
551 struct device *dev;
552 struct snd_soc_platform_driver *driver;
808db4a4 553
f0fba2ad
LG
554 unsigned int suspended:1; /* platform is suspended */
555 unsigned int probed:1;
1c433fbd 556
f0fba2ad
LG
557 struct snd_soc_card *card;
558 struct list_head list;
559 struct list_head card_list;
560};
808db4a4 561
f0fba2ad
LG
562struct snd_soc_dai_link {
563 /* config - must be set by machine driver */
564 const char *name; /* Codec name */
565 const char *stream_name; /* Stream name */
566 const char *codec_name; /* for multi-codec */
567 const char *platform_name; /* for multi-platform */
568 const char *cpu_dai_name;
569 const char *codec_dai_name;
4ccab3e7 570
3efab7dc
MB
571 /* Keep DAI active over suspend */
572 unsigned int ignore_suspend:1;
573
06f409d7
MB
574 /* Symmetry requirements */
575 unsigned int symmetric_rates:1;
576
f0fba2ad
LG
577 /* codec/machine specific init - e.g. add machine controls */
578 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 579
f0fba2ad
LG
580 /* machine stream operations */
581 struct snd_soc_ops *ops;
808db4a4
RP
582};
583
ff819b83 584struct snd_soc_codec_conf {
ead9b919 585 const char *dev_name;
ff819b83
DP
586
587 /*
588 * optional map of kcontrol, widget and path name prefixes that are
589 * associated per device
590 */
ead9b919 591 const char *name_prefix;
ff819b83
DP
592
593 /*
594 * set this to the desired compression type if you want to
595 * override the one supplied in codec->driver->compress_type
596 */
597 enum snd_soc_compress_type compress_type;
ead9b919
JN
598};
599
2eea392d
JN
600struct snd_soc_aux_dev {
601 const char *name; /* Codec name */
602 const char *codec_name; /* for multi-codec */
603
604 /* codec/machine specific init - e.g. add machine controls */
605 int (*init)(struct snd_soc_dapm_context *dapm);
606};
607
87506549
MB
608/* SoC card */
609struct snd_soc_card {
f0fba2ad 610 const char *name;
c5af3a2e 611 struct device *dev;
f0fba2ad
LG
612 struct snd_card *snd_card;
613 struct module *owner;
c5af3a2e
MB
614
615 struct list_head list;
f0fba2ad 616 struct mutex mutex;
c5af3a2e 617
f0fba2ad 618 bool instantiated;
808db4a4
RP
619
620 int (*probe)(struct platform_device *pdev);
621 int (*remove)(struct platform_device *pdev);
622
623 /* the pre and post PM functions are used to do any PM work before and
624 * after the codec and DAI's do any PM work. */
625 int (*suspend_pre)(struct platform_device *pdev, pm_message_t state);
626 int (*suspend_post)(struct platform_device *pdev, pm_message_t state);
627 int (*resume_pre)(struct platform_device *pdev);
628 int (*resume_post)(struct platform_device *pdev);
629
0b4d221b 630 /* callbacks */
87506549 631 int (*set_bias_level)(struct snd_soc_card *,
0be9898a 632 enum snd_soc_bias_level level);
0b4d221b 633
6c5f1fed 634 long pmdown_time;
96dd3622 635
808db4a4
RP
636 /* CPU <--> Codec DAI links */
637 struct snd_soc_dai_link *dai_link;
638 int num_links;
f0fba2ad
LG
639 struct snd_soc_pcm_runtime *rtd;
640 int num_rtd;
6308419a 641
ff819b83
DP
642 /* optional codec specific configuration */
643 struct snd_soc_codec_conf *codec_conf;
644 int num_configs;
ead9b919 645
2eea392d
JN
646 /*
647 * optional auxiliary devices such as amplifiers or codecs with DAI
648 * link unused
649 */
650 struct snd_soc_aux_dev *aux_dev;
651 int num_aux_devs;
652 struct snd_soc_pcm_runtime *rtd_aux;
653 int num_aux_rtd;
654
6308419a 655 struct work_struct deferred_resume_work;
f0fba2ad
LG
656
657 /* lists of probed devices belonging to this card */
658 struct list_head codec_dev_list;
659 struct list_head platform_dev_list;
660 struct list_head dai_dev_list;
a6052154
JN
661
662#ifdef CONFIG_DEBUG_FS
663 struct dentry *debugfs_card_root;
3a45b867 664 struct dentry *debugfs_pop_time;
a6052154 665#endif
3a45b867 666 u32 pop_time;
808db4a4
RP
667};
668
f0fba2ad
LG
669/* SoC machine DAI configuration, glues a codec and cpu DAI together */
670struct snd_soc_pcm_runtime {
671 struct device dev;
87506549 672 struct snd_soc_card *card;
f0fba2ad
LG
673 struct snd_soc_dai_link *dai_link;
674
675 unsigned int complete:1;
676 unsigned int dev_registered:1;
808db4a4 677
f0fba2ad
LG
678 /* Symmetry data - only valid if symmetry is being enforced */
679 unsigned int rate;
680 long pmdown_time;
681
682 /* runtime devices */
683 struct snd_pcm *pcm;
684 struct snd_soc_codec *codec;
685 struct snd_soc_platform *platform;
686 struct snd_soc_dai *codec_dai;
687 struct snd_soc_dai *cpu_dai;
688
689 struct delayed_work delayed_work;
808db4a4
RP
690};
691
4eaa9819
JS
692/* mixer control */
693struct soc_mixer_control {
d11bb4a9 694 int min, max, platform_max;
815ecf8d 695 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
696};
697
808db4a4
RP
698/* enumerated kcontrol */
699struct soc_enum {
2e72f8e3
PU
700 unsigned short reg;
701 unsigned short reg2;
702 unsigned char shift_l;
703 unsigned char shift_r;
704 unsigned int max;
705 unsigned int mask;
706 const char **texts;
707 const unsigned int *values;
708 void *dapm;
709};
710
5c82f567 711/* codec IO */
c3753707
MB
712unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
713unsigned int snd_soc_write(struct snd_soc_codec *codec,
714 unsigned int reg, unsigned int val);
5c82f567 715
f0fba2ad
LG
716/* device driver data */
717
b2c812e2 718static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 719 void *data)
b2c812e2 720{
f0fba2ad 721 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
722}
723
724static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
725{
f0fba2ad
LG
726 return dev_get_drvdata(codec->dev);
727}
728
729static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
730 void *data)
731{
732 dev_set_drvdata(platform->dev, data);
733}
734
735static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
736{
737 return dev_get_drvdata(platform->dev);
738}
739
740static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
741 void *data)
742{
743 dev_set_drvdata(&rtd->dev, data);
744}
745
746static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
747{
748 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
749}
750
a47cbe72
MB
751#include <sound/soc-dai.h>
752
808db4a4 753#endif
This page took 0.271809 seconds and 5 git commands to generate.