Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /** |
b5e89ed5 | 2 | * \file drm.h |
1da177e4 | 3 | * Header for the Direct Rendering Manager |
b5e89ed5 | 4 | * |
1da177e4 LT |
5 | * \author Rickard E. (Rik) Faith <faith@valinux.com> |
6 | * | |
7 | * \par Acknowledgments: | |
8 | * Dec 1999, Richard Henderson <rth@twiddle.net>, move to generic \c cmpxchg. | |
9 | */ | |
10 | ||
11 | /* | |
12 | * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas. | |
13 | * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California. | |
14 | * All rights reserved. | |
15 | * | |
16 | * Permission is hereby granted, free of charge, to any person obtaining a | |
17 | * copy of this software and associated documentation files (the "Software"), | |
18 | * to deal in the Software without restriction, including without limitation | |
19 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
20 | * and/or sell copies of the Software, and to permit persons to whom the | |
21 | * Software is furnished to do so, subject to the following conditions: | |
22 | * | |
23 | * The above copyright notice and this permission notice (including the next | |
24 | * paragraph) shall be included in all copies or substantial portions of the | |
25 | * Software. | |
26 | * | |
27 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
28 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
29 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
30 | * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
31 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
32 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
33 | * OTHER DEALINGS IN THE SOFTWARE. | |
34 | */ | |
35 | ||
1da177e4 LT |
36 | #ifndef _DRM_H_ |
37 | #define _DRM_H_ | |
38 | ||
b6330548 | 39 | #if defined(__KERNEL__) || defined(__linux__) |
1a95916f | 40 | |
1d7f83d5 | 41 | #include <linux/types.h> |
1a95916f KH |
42 | #include <asm/ioctl.h> |
43 | typedef unsigned int drm_handle_t; | |
44 | ||
45 | #else /* One of the BSDs */ | |
1da177e4 | 46 | |
1a95916f KH |
47 | #include <sys/ioccom.h> |
48 | #include <sys/types.h> | |
49 | typedef int8_t __s8; | |
50 | typedef uint8_t __u8; | |
51 | typedef int16_t __s16; | |
52 | typedef uint16_t __u16; | |
53 | typedef int32_t __s32; | |
54 | typedef uint32_t __u32; | |
55 | typedef int64_t __s64; | |
56 | typedef uint64_t __u64; | |
1a2a42c8 | 57 | typedef size_t __kernel_size_t; |
1a95916f KH |
58 | typedef unsigned long drm_handle_t; |
59 | ||
60 | #endif | |
b589ee59 | 61 | |
1da177e4 LT |
62 | #define DRM_NAME "drm" /**< Name in kernel, /dev, and /proc */ |
63 | #define DRM_MIN_ORDER 5 /**< At least 2^5 bytes = 32 bytes */ | |
64 | #define DRM_MAX_ORDER 22 /**< Up to 2^22 bytes = 4MB */ | |
65 | #define DRM_RAM_PERCENT 10 /**< How much system ram can we lock? */ | |
66 | ||
b3a80a22 DA |
67 | #define _DRM_LOCK_HELD 0x80000000U /**< Hardware lock is held */ |
68 | #define _DRM_LOCK_CONT 0x40000000U /**< Hardware lock is contended */ | |
1da177e4 LT |
69 | #define _DRM_LOCK_IS_HELD(lock) ((lock) & _DRM_LOCK_HELD) |
70 | #define _DRM_LOCK_IS_CONT(lock) ((lock) & _DRM_LOCK_CONT) | |
71 | #define _DRM_LOCKING_CONTEXT(lock) ((lock) & ~(_DRM_LOCK_HELD|_DRM_LOCK_CONT)) | |
72 | ||
b5e89ed5 DA |
73 | typedef unsigned int drm_context_t; |
74 | typedef unsigned int drm_drawable_t; | |
75 | typedef unsigned int drm_magic_t; | |
1da177e4 LT |
76 | |
77 | /** | |
78 | * Cliprect. | |
b5e89ed5 | 79 | * |
1da177e4 LT |
80 | * \warning: If you change this structure, make sure you change |
81 | * XF86DRIClipRectRec in the server as well | |
82 | * | |
83 | * \note KW: Actually it's illegal to change either for | |
84 | * backwards-compatibility reasons. | |
85 | */ | |
c60ce623 | 86 | struct drm_clip_rect { |
b5e89ed5 DA |
87 | unsigned short x1; |
88 | unsigned short y1; | |
89 | unsigned short x2; | |
90 | unsigned short y2; | |
c60ce623 | 91 | }; |
1da177e4 | 92 | |
bea5679f MCA |
93 | /** |
94 | * Drawable information. | |
95 | */ | |
c60ce623 | 96 | struct drm_drawable_info { |
bea5679f | 97 | unsigned int num_rects; |
c60ce623 DA |
98 | struct drm_clip_rect *rects; |
99 | }; | |
bea5679f | 100 | |
1da177e4 LT |
101 | /** |
102 | * Texture region, | |
103 | */ | |
c60ce623 | 104 | struct drm_tex_region { |
b5e89ed5 DA |
105 | unsigned char next; |
106 | unsigned char prev; | |
107 | unsigned char in_use; | |
108 | unsigned char padding; | |
109 | unsigned int age; | |
c60ce623 | 110 | }; |
1da177e4 LT |
111 | |
112 | /** | |
113 | * Hardware lock. | |
114 | * | |
115 | * The lock structure is a simple cache-line aligned integer. To avoid | |
116 | * processor bus contention on a multiprocessor system, there should not be any | |
117 | * other data stored in the same cache line. | |
118 | */ | |
c60ce623 | 119 | struct drm_hw_lock { |
1da177e4 | 120 | __volatile__ unsigned int lock; /**< lock variable */ |
b5e89ed5 | 121 | char padding[60]; /**< Pad to cache line */ |
c60ce623 | 122 | }; |
1da177e4 | 123 | |
1da177e4 LT |
124 | /** |
125 | * DRM_IOCTL_VERSION ioctl argument type. | |
b5e89ed5 | 126 | * |
1da177e4 LT |
127 | * \sa drmGetVersion(). |
128 | */ | |
c60ce623 | 129 | struct drm_version { |
b5e89ed5 DA |
130 | int version_major; /**< Major version */ |
131 | int version_minor; /**< Minor version */ | |
132 | int version_patchlevel; /**< Patch level */ | |
1a2a42c8 | 133 | __kernel_size_t name_len; /**< Length of name buffer */ |
b5e89ed5 | 134 | char __user *name; /**< Name of driver */ |
1a2a42c8 | 135 | __kernel_size_t date_len; /**< Length of date buffer */ |
b5e89ed5 | 136 | char __user *date; /**< User-space buffer to hold date */ |
1a2a42c8 | 137 | __kernel_size_t desc_len; /**< Length of desc buffer */ |
b5e89ed5 | 138 | char __user *desc; /**< User-space buffer to hold desc */ |
c60ce623 | 139 | }; |
1da177e4 | 140 | |
1da177e4 LT |
141 | /** |
142 | * DRM_IOCTL_GET_UNIQUE ioctl argument type. | |
143 | * | |
144 | * \sa drmGetBusid() and drmSetBusId(). | |
145 | */ | |
c60ce623 | 146 | struct drm_unique { |
1a2a42c8 | 147 | __kernel_size_t unique_len; /**< Length of unique */ |
b5e89ed5 | 148 | char __user *unique; /**< Unique name for driver instantiation */ |
c60ce623 | 149 | }; |
1da177e4 | 150 | |
c60ce623 | 151 | struct drm_list { |
b5e89ed5 | 152 | int count; /**< Length of user-space structures */ |
c60ce623 DA |
153 | struct drm_version __user *version; |
154 | }; | |
1da177e4 | 155 | |
c60ce623 | 156 | struct drm_block { |
b5e89ed5 | 157 | int unused; |
c60ce623 | 158 | }; |
1da177e4 | 159 | |
1da177e4 LT |
160 | /** |
161 | * DRM_IOCTL_CONTROL ioctl argument type. | |
162 | * | |
163 | * \sa drmCtlInstHandler() and drmCtlUninstHandler(). | |
164 | */ | |
c60ce623 | 165 | struct drm_control { |
1da177e4 LT |
166 | enum { |
167 | DRM_ADD_COMMAND, | |
168 | DRM_RM_COMMAND, | |
169 | DRM_INST_HANDLER, | |
170 | DRM_UNINST_HANDLER | |
b5e89ed5 DA |
171 | } func; |
172 | int irq; | |
c60ce623 | 173 | }; |
1da177e4 | 174 | |
1da177e4 LT |
175 | /** |
176 | * Type of memory to map. | |
177 | */ | |
c60ce623 | 178 | enum drm_map_type { |
b5e89ed5 DA |
179 | _DRM_FRAME_BUFFER = 0, /**< WC (no caching), no core dump */ |
180 | _DRM_REGISTERS = 1, /**< no caching, no core dump */ | |
181 | _DRM_SHM = 2, /**< shared, cached */ | |
182 | _DRM_AGP = 3, /**< AGP/GART */ | |
2d0f9eaf | 183 | _DRM_SCATTER_GATHER = 4, /**< Scatter/gather memory for PCI DMA */ |
b5e89ed5 | 184 | _DRM_CONSISTENT = 5, /**< Consistent memory for PCI DMA */ |
c60ce623 | 185 | }; |
1da177e4 | 186 | |
1da177e4 LT |
187 | /** |
188 | * Memory mapping flags. | |
189 | */ | |
c60ce623 | 190 | enum drm_map_flags { |
b5e89ed5 DA |
191 | _DRM_RESTRICTED = 0x01, /**< Cannot be mapped to user-virtual */ |
192 | _DRM_READ_ONLY = 0x02, | |
193 | _DRM_LOCKED = 0x04, /**< shared, cached, locked */ | |
194 | _DRM_KERNEL = 0x08, /**< kernel requires access */ | |
1da177e4 | 195 | _DRM_WRITE_COMBINING = 0x10, /**< use write-combining if available */ |
b5e89ed5 | 196 | _DRM_CONTAINS_LOCK = 0x20, /**< SHM page that contains lock */ |
e3236a11 DA |
197 | _DRM_REMOVABLE = 0x40, /**< Removable mapping */ |
198 | _DRM_DRIVER = 0x80 /**< Managed by driver */ | |
c60ce623 | 199 | }; |
1da177e4 | 200 | |
c60ce623 | 201 | struct drm_ctx_priv_map { |
b5e89ed5 DA |
202 | unsigned int ctx_id; /**< Context requesting private mapping */ |
203 | void *handle; /**< Handle of map */ | |
c60ce623 | 204 | }; |
1da177e4 | 205 | |
1da177e4 LT |
206 | /** |
207 | * DRM_IOCTL_GET_MAP, DRM_IOCTL_ADD_MAP and DRM_IOCTL_RM_MAP ioctls | |
208 | * argument type. | |
209 | * | |
210 | * \sa drmAddMap(). | |
211 | */ | |
c60ce623 | 212 | struct drm_map { |
b5e89ed5 DA |
213 | unsigned long offset; /**< Requested physical address (0 for SAREA)*/ |
214 | unsigned long size; /**< Requested physical size (bytes) */ | |
c60ce623 DA |
215 | enum drm_map_type type; /**< Type of memory to map */ |
216 | enum drm_map_flags flags; /**< Flags */ | |
b5e89ed5 | 217 | void *handle; /**< User-space: "Handle" to pass to mmap() */ |
1da177e4 | 218 | /**< Kernel-space: kernel-virtual address */ |
b5e89ed5 DA |
219 | int mtrr; /**< MTRR slot used */ |
220 | /* Private data */ | |
c60ce623 | 221 | }; |
1da177e4 | 222 | |
1da177e4 LT |
223 | /** |
224 | * DRM_IOCTL_GET_CLIENT ioctl argument type. | |
225 | */ | |
c60ce623 | 226 | struct drm_client { |
b5e89ed5 DA |
227 | int idx; /**< Which client desired? */ |
228 | int auth; /**< Is client authenticated? */ | |
229 | unsigned long pid; /**< Process ID */ | |
230 | unsigned long uid; /**< User ID */ | |
231 | unsigned long magic; /**< Magic */ | |
232 | unsigned long iocs; /**< Ioctl count */ | |
c60ce623 | 233 | }; |
1da177e4 | 234 | |
c60ce623 | 235 | enum drm_stat_type { |
1da177e4 LT |
236 | _DRM_STAT_LOCK, |
237 | _DRM_STAT_OPENS, | |
238 | _DRM_STAT_CLOSES, | |
239 | _DRM_STAT_IOCTLS, | |
240 | _DRM_STAT_LOCKS, | |
241 | _DRM_STAT_UNLOCKS, | |
242 | _DRM_STAT_VALUE, /**< Generic value */ | |
243 | _DRM_STAT_BYTE, /**< Generic byte counter (1024bytes/K) */ | |
244 | _DRM_STAT_COUNT, /**< Generic non-byte counter (1000/k) */ | |
245 | ||
246 | _DRM_STAT_IRQ, /**< IRQ */ | |
247 | _DRM_STAT_PRIMARY, /**< Primary DMA bytes */ | |
248 | _DRM_STAT_SECONDARY, /**< Secondary DMA bytes */ | |
249 | _DRM_STAT_DMA, /**< DMA */ | |
250 | _DRM_STAT_SPECIAL, /**< Special DMA (e.g., priority or polled) */ | |
251 | _DRM_STAT_MISSED /**< Missed DMA opportunity */ | |
b5e89ed5 | 252 | /* Add to the *END* of the list */ |
c60ce623 | 253 | }; |
1da177e4 | 254 | |
1da177e4 LT |
255 | /** |
256 | * DRM_IOCTL_GET_STATS ioctl argument type. | |
257 | */ | |
c60ce623 | 258 | struct drm_stats { |
1da177e4 LT |
259 | unsigned long count; |
260 | struct { | |
b5e89ed5 | 261 | unsigned long value; |
c60ce623 | 262 | enum drm_stat_type type; |
1da177e4 | 263 | } data[15]; |
c60ce623 | 264 | }; |
1da177e4 | 265 | |
1da177e4 LT |
266 | /** |
267 | * Hardware locking flags. | |
268 | */ | |
c60ce623 | 269 | enum drm_lock_flags { |
b5e89ed5 DA |
270 | _DRM_LOCK_READY = 0x01, /**< Wait until hardware is ready for DMA */ |
271 | _DRM_LOCK_QUIESCENT = 0x02, /**< Wait until hardware quiescent */ | |
272 | _DRM_LOCK_FLUSH = 0x04, /**< Flush this context's DMA queue first */ | |
273 | _DRM_LOCK_FLUSH_ALL = 0x08, /**< Flush all DMA queues first */ | |
274 | /* These *HALT* flags aren't supported yet | |
275 | -- they will be used to support the | |
276 | full-screen DGA-like mode. */ | |
1da177e4 LT |
277 | _DRM_HALT_ALL_QUEUES = 0x10, /**< Halt all current and future queues */ |
278 | _DRM_HALT_CUR_QUEUES = 0x20 /**< Halt all current queues */ | |
c60ce623 | 279 | }; |
1da177e4 | 280 | |
1da177e4 LT |
281 | /** |
282 | * DRM_IOCTL_LOCK, DRM_IOCTL_UNLOCK and DRM_IOCTL_FINISH ioctl argument type. | |
b5e89ed5 | 283 | * |
1da177e4 LT |
284 | * \sa drmGetLock() and drmUnlock(). |
285 | */ | |
c60ce623 | 286 | struct drm_lock { |
b5e89ed5 | 287 | int context; |
c60ce623 DA |
288 | enum drm_lock_flags flags; |
289 | }; | |
1da177e4 | 290 | |
1da177e4 LT |
291 | /** |
292 | * DMA flags | |
293 | * | |
b5e89ed5 | 294 | * \warning |
1da177e4 LT |
295 | * These values \e must match xf86drm.h. |
296 | * | |
297 | * \sa drm_dma. | |
298 | */ | |
c60ce623 | 299 | enum drm_dma_flags { |
b5e89ed5 DA |
300 | /* Flags for DMA buffer dispatch */ |
301 | _DRM_DMA_BLOCK = 0x01, /**< | |
1da177e4 | 302 | * Block until buffer dispatched. |
b5e89ed5 | 303 | * |
1da177e4 LT |
304 | * \note The buffer may not yet have |
305 | * been processed by the hardware -- | |
306 | * getting a hardware lock with the | |
307 | * hardware quiescent will ensure | |
308 | * that the buffer has been | |
309 | * processed. | |
310 | */ | |
311 | _DRM_DMA_WHILE_LOCKED = 0x02, /**< Dispatch while lock held */ | |
b5e89ed5 | 312 | _DRM_DMA_PRIORITY = 0x04, /**< High priority dispatch */ |
1da177e4 | 313 | |
b5e89ed5 DA |
314 | /* Flags for DMA buffer request */ |
315 | _DRM_DMA_WAIT = 0x10, /**< Wait for free buffers */ | |
316 | _DRM_DMA_SMALLER_OK = 0x20, /**< Smaller-than-requested buffers OK */ | |
317 | _DRM_DMA_LARGER_OK = 0x40 /**< Larger-than-requested buffers OK */ | |
c60ce623 | 318 | }; |
1da177e4 | 319 | |
1da177e4 LT |
320 | /** |
321 | * DRM_IOCTL_ADD_BUFS and DRM_IOCTL_MARK_BUFS ioctl argument type. | |
322 | * | |
323 | * \sa drmAddBufs(). | |
324 | */ | |
c60ce623 | 325 | struct drm_buf_desc { |
b5e89ed5 DA |
326 | int count; /**< Number of buffers of this size */ |
327 | int size; /**< Size in bytes */ | |
328 | int low_mark; /**< Low water mark */ | |
329 | int high_mark; /**< High water mark */ | |
1da177e4 | 330 | enum { |
b5e89ed5 DA |
331 | _DRM_PAGE_ALIGN = 0x01, /**< Align on page boundaries for DMA */ |
332 | _DRM_AGP_BUFFER = 0x02, /**< Buffer is in AGP space */ | |
333 | _DRM_SG_BUFFER = 0x04, /**< Scatter/gather memory buffer */ | |
3417f33e GS |
334 | _DRM_FB_BUFFER = 0x08, /**< Buffer is in frame buffer */ |
335 | _DRM_PCI_BUFFER_RO = 0x10 /**< Map PCI DMA buffer read-only */ | |
b5e89ed5 DA |
336 | } flags; |
337 | unsigned long agp_start; /**< | |
1da177e4 LT |
338 | * Start address of where the AGP buffers are |
339 | * in the AGP aperture | |
340 | */ | |
c60ce623 | 341 | }; |
1da177e4 | 342 | |
1da177e4 LT |
343 | /** |
344 | * DRM_IOCTL_INFO_BUFS ioctl argument type. | |
345 | */ | |
c60ce623 | 346 | struct drm_buf_info { |
b5e89ed5 | 347 | int count; /**< Entries in list */ |
c60ce623 DA |
348 | struct drm_buf_desc __user *list; |
349 | }; | |
1da177e4 | 350 | |
1da177e4 LT |
351 | /** |
352 | * DRM_IOCTL_FREE_BUFS ioctl argument type. | |
353 | */ | |
c60ce623 | 354 | struct drm_buf_free { |
b5e89ed5 DA |
355 | int count; |
356 | int __user *list; | |
c60ce623 | 357 | }; |
1da177e4 | 358 | |
1da177e4 LT |
359 | /** |
360 | * Buffer information | |
361 | * | |
362 | * \sa drm_buf_map. | |
363 | */ | |
c60ce623 | 364 | struct drm_buf_pub { |
b5e89ed5 DA |
365 | int idx; /**< Index into the master buffer list */ |
366 | int total; /**< Buffer size */ | |
367 | int used; /**< Amount of buffer in use (for DMA) */ | |
368 | void __user *address; /**< Address of buffer */ | |
c60ce623 | 369 | }; |
1da177e4 | 370 | |
1da177e4 LT |
371 | /** |
372 | * DRM_IOCTL_MAP_BUFS ioctl argument type. | |
373 | */ | |
c60ce623 | 374 | struct drm_buf_map { |
b5e89ed5 | 375 | int count; /**< Length of the buffer list */ |
4c4925fa DV |
376 | #ifdef __cplusplus |
377 | void __user *virt; | |
378 | #else | |
b5e89ed5 | 379 | void __user *virtual; /**< Mmap'd area in user-virtual */ |
4c4925fa | 380 | #endif |
c60ce623 DA |
381 | struct drm_buf_pub __user *list; /**< Buffer information */ |
382 | }; | |
1da177e4 | 383 | |
1da177e4 LT |
384 | /** |
385 | * DRM_IOCTL_DMA ioctl argument type. | |
386 | * | |
387 | * Indices here refer to the offset into the buffer list in drm_buf_get. | |
388 | * | |
389 | * \sa drmDMA(). | |
390 | */ | |
c60ce623 | 391 | struct drm_dma { |
b5e89ed5 DA |
392 | int context; /**< Context handle */ |
393 | int send_count; /**< Number of buffers to send */ | |
394 | int __user *send_indices; /**< List of handles to buffers */ | |
395 | int __user *send_sizes; /**< Lengths of data to send */ | |
c60ce623 | 396 | enum drm_dma_flags flags; /**< Flags */ |
b5e89ed5 DA |
397 | int request_count; /**< Number of buffers requested */ |
398 | int request_size; /**< Desired size for buffers */ | |
399 | int __user *request_indices; /**< Buffer information */ | |
400 | int __user *request_sizes; | |
401 | int granted_count; /**< Number of buffers granted */ | |
c60ce623 | 402 | }; |
1da177e4 | 403 | |
c60ce623 | 404 | enum drm_ctx_flags { |
1da177e4 | 405 | _DRM_CONTEXT_PRESERVED = 0x01, |
b5e89ed5 | 406 | _DRM_CONTEXT_2DONLY = 0x02 |
c60ce623 | 407 | }; |
1da177e4 | 408 | |
1da177e4 LT |
409 | /** |
410 | * DRM_IOCTL_ADD_CTX ioctl argument type. | |
411 | * | |
412 | * \sa drmCreateContext() and drmDestroyContext(). | |
413 | */ | |
c60ce623 | 414 | struct drm_ctx { |
b5e89ed5 | 415 | drm_context_t handle; |
c60ce623 DA |
416 | enum drm_ctx_flags flags; |
417 | }; | |
1da177e4 | 418 | |
1da177e4 LT |
419 | /** |
420 | * DRM_IOCTL_RES_CTX ioctl argument type. | |
421 | */ | |
c60ce623 | 422 | struct drm_ctx_res { |
b5e89ed5 | 423 | int count; |
c60ce623 DA |
424 | struct drm_ctx __user *contexts; |
425 | }; | |
1da177e4 | 426 | |
1da177e4 LT |
427 | /** |
428 | * DRM_IOCTL_ADD_DRAW and DRM_IOCTL_RM_DRAW ioctl argument type. | |
429 | */ | |
c60ce623 | 430 | struct drm_draw { |
b5e89ed5 | 431 | drm_drawable_t handle; |
c60ce623 | 432 | }; |
1da177e4 | 433 | |
bea5679f MCA |
434 | /** |
435 | * DRM_IOCTL_UPDATE_DRAW ioctl argument type. | |
436 | */ | |
437 | typedef enum { | |
438 | DRM_DRAWABLE_CLIPRECTS, | |
439 | } drm_drawable_info_type_t; | |
440 | ||
c60ce623 | 441 | struct drm_update_draw { |
bea5679f MCA |
442 | drm_drawable_t handle; |
443 | unsigned int type; | |
444 | unsigned int num; | |
445 | unsigned long long data; | |
c60ce623 | 446 | }; |
bea5679f | 447 | |
1da177e4 LT |
448 | /** |
449 | * DRM_IOCTL_GET_MAGIC and DRM_IOCTL_AUTH_MAGIC ioctl argument type. | |
450 | */ | |
c60ce623 | 451 | struct drm_auth { |
b5e89ed5 | 452 | drm_magic_t magic; |
c60ce623 | 453 | }; |
1da177e4 | 454 | |
1da177e4 LT |
455 | /** |
456 | * DRM_IOCTL_IRQ_BUSID ioctl argument type. | |
457 | * | |
458 | * \sa drmGetInterruptFromBusID(). | |
459 | */ | |
c60ce623 | 460 | struct drm_irq_busid { |
1da177e4 LT |
461 | int irq; /**< IRQ number */ |
462 | int busnum; /**< bus number */ | |
463 | int devnum; /**< device number */ | |
464 | int funcnum; /**< function number */ | |
c60ce623 | 465 | }; |
1da177e4 | 466 | |
c60ce623 | 467 | enum drm_vblank_seq_type { |
b5e89ed5 DA |
468 | _DRM_VBLANK_ABSOLUTE = 0x0, /**< Wait for specific vblank sequence number */ |
469 | _DRM_VBLANK_RELATIVE = 0x1, /**< Wait for given number of vblanks */ | |
51eab416 DA |
470 | /* bits 1-6 are reserved for high crtcs */ |
471 | _DRM_VBLANK_HIGH_CRTC_MASK = 0x0000003e, | |
c9a9c5e0 | 472 | _DRM_VBLANK_EVENT = 0x4000000, /**< Send event instead of blocking */ |
0a3e67a4 | 473 | _DRM_VBLANK_FLIP = 0x8000000, /**< Scheduled buffer swap should flip */ |
ab285d74 | 474 | _DRM_VBLANK_NEXTONMISS = 0x10000000, /**< If missed, wait for next vblank */ |
776c9443 | 475 | _DRM_VBLANK_SECONDARY = 0x20000000, /**< Secondary display controller */ |
30b23634 | 476 | _DRM_VBLANK_SIGNAL = 0x40000000 /**< Send signal instead of blocking, unsupported */ |
c60ce623 | 477 | }; |
51eab416 | 478 | #define _DRM_VBLANK_HIGH_CRTC_SHIFT 1 |
1da177e4 | 479 | |
776c9443 | 480 | #define _DRM_VBLANK_TYPES_MASK (_DRM_VBLANK_ABSOLUTE | _DRM_VBLANK_RELATIVE) |
c9a9c5e0 KH |
481 | #define _DRM_VBLANK_FLAGS_MASK (_DRM_VBLANK_EVENT | _DRM_VBLANK_SIGNAL | \ |
482 | _DRM_VBLANK_SECONDARY | _DRM_VBLANK_NEXTONMISS) | |
1da177e4 | 483 | |
1da177e4 | 484 | struct drm_wait_vblank_request { |
c60ce623 | 485 | enum drm_vblank_seq_type type; |
1da177e4 LT |
486 | unsigned int sequence; |
487 | unsigned long signal; | |
488 | }; | |
489 | ||
1da177e4 | 490 | struct drm_wait_vblank_reply { |
c60ce623 | 491 | enum drm_vblank_seq_type type; |
1da177e4 LT |
492 | unsigned int sequence; |
493 | long tval_sec; | |
494 | long tval_usec; | |
495 | }; | |
496 | ||
1da177e4 LT |
497 | /** |
498 | * DRM_IOCTL_WAIT_VBLANK ioctl argument type. | |
499 | * | |
500 | * \sa drmWaitVBlank(). | |
501 | */ | |
c60ce623 | 502 | union drm_wait_vblank { |
1da177e4 LT |
503 | struct drm_wait_vblank_request request; |
504 | struct drm_wait_vblank_reply reply; | |
c60ce623 | 505 | }; |
1da177e4 | 506 | |
0a3e67a4 JB |
507 | #define _DRM_PRE_MODESET 1 |
508 | #define _DRM_POST_MODESET 2 | |
509 | ||
510 | /** | |
511 | * DRM_IOCTL_MODESET_CTL ioctl argument type | |
512 | * | |
513 | * \sa drmModesetCtl(). | |
514 | */ | |
515 | struct drm_modeset_ctl { | |
1d7f83d5 AB |
516 | __u32 crtc; |
517 | __u32 cmd; | |
0a3e67a4 JB |
518 | }; |
519 | ||
1da177e4 LT |
520 | /** |
521 | * DRM_IOCTL_AGP_ENABLE ioctl argument type. | |
522 | * | |
523 | * \sa drmAgpEnable(). | |
524 | */ | |
c60ce623 | 525 | struct drm_agp_mode { |
1da177e4 | 526 | unsigned long mode; /**< AGP mode */ |
c60ce623 | 527 | }; |
1da177e4 | 528 | |
1da177e4 LT |
529 | /** |
530 | * DRM_IOCTL_AGP_ALLOC and DRM_IOCTL_AGP_FREE ioctls argument type. | |
531 | * | |
532 | * \sa drmAgpAlloc() and drmAgpFree(). | |
533 | */ | |
c60ce623 | 534 | struct drm_agp_buffer { |
1da177e4 LT |
535 | unsigned long size; /**< In bytes -- will round to page boundary */ |
536 | unsigned long handle; /**< Used for binding / unbinding */ | |
b5e89ed5 DA |
537 | unsigned long type; /**< Type of memory to allocate */ |
538 | unsigned long physical; /**< Physical used by i810 */ | |
c60ce623 | 539 | }; |
1da177e4 | 540 | |
1da177e4 LT |
541 | /** |
542 | * DRM_IOCTL_AGP_BIND and DRM_IOCTL_AGP_UNBIND ioctls argument type. | |
543 | * | |
544 | * \sa drmAgpBind() and drmAgpUnbind(). | |
545 | */ | |
c60ce623 | 546 | struct drm_agp_binding { |
b5e89ed5 | 547 | unsigned long handle; /**< From drm_agp_buffer */ |
1da177e4 | 548 | unsigned long offset; /**< In bytes -- will round to page boundary */ |
c60ce623 | 549 | }; |
1da177e4 | 550 | |
1da177e4 LT |
551 | /** |
552 | * DRM_IOCTL_AGP_INFO ioctl argument type. | |
553 | * | |
554 | * \sa drmAgpVersionMajor(), drmAgpVersionMinor(), drmAgpGetMode(), | |
555 | * drmAgpBase(), drmAgpSize(), drmAgpMemoryUsed(), drmAgpMemoryAvail(), | |
556 | * drmAgpVendorId() and drmAgpDeviceId(). | |
557 | */ | |
c60ce623 | 558 | struct drm_agp_info { |
b5e89ed5 DA |
559 | int agp_version_major; |
560 | int agp_version_minor; | |
561 | unsigned long mode; | |
562 | unsigned long aperture_base; /* physical address */ | |
563 | unsigned long aperture_size; /* bytes */ | |
564 | unsigned long memory_allowed; /* bytes */ | |
565 | unsigned long memory_used; | |
566 | ||
567 | /* PCI information */ | |
1da177e4 LT |
568 | unsigned short id_vendor; |
569 | unsigned short id_device; | |
c60ce623 | 570 | }; |
1da177e4 | 571 | |
1da177e4 LT |
572 | /** |
573 | * DRM_IOCTL_SG_ALLOC ioctl argument type. | |
574 | */ | |
c60ce623 | 575 | struct drm_scatter_gather { |
1da177e4 LT |
576 | unsigned long size; /**< In bytes -- will round to page boundary */ |
577 | unsigned long handle; /**< Used for mapping / unmapping */ | |
c60ce623 | 578 | }; |
1da177e4 LT |
579 | |
580 | /** | |
581 | * DRM_IOCTL_SET_VERSION ioctl argument type. | |
582 | */ | |
c60ce623 | 583 | struct drm_set_version { |
1da177e4 LT |
584 | int drm_di_major; |
585 | int drm_di_minor; | |
586 | int drm_dd_major; | |
587 | int drm_dd_minor; | |
c60ce623 | 588 | }; |
1da177e4 | 589 | |
673a394b EA |
590 | /** DRM_IOCTL_GEM_CLOSE ioctl argument type */ |
591 | struct drm_gem_close { | |
592 | /** Handle of the object to be closed. */ | |
1d7f83d5 AB |
593 | __u32 handle; |
594 | __u32 pad; | |
673a394b EA |
595 | }; |
596 | ||
597 | /** DRM_IOCTL_GEM_FLINK ioctl argument type */ | |
598 | struct drm_gem_flink { | |
599 | /** Handle for the object being named */ | |
1d7f83d5 | 600 | __u32 handle; |
673a394b EA |
601 | |
602 | /** Returned global name */ | |
1d7f83d5 | 603 | __u32 name; |
673a394b EA |
604 | }; |
605 | ||
606 | /** DRM_IOCTL_GEM_OPEN ioctl argument type */ | |
607 | struct drm_gem_open { | |
608 | /** Name of object being opened */ | |
1d7f83d5 | 609 | __u32 name; |
673a394b EA |
610 | |
611 | /** Returned handle for the object */ | |
1d7f83d5 | 612 | __u32 handle; |
673a394b EA |
613 | |
614 | /** Returned size of the object */ | |
1d7f83d5 | 615 | __u64 size; |
673a394b EA |
616 | }; |
617 | ||
a99b57db DL |
618 | #define DRM_CAP_DUMB_BUFFER 0x1 |
619 | #define DRM_CAP_VBLANK_HIGH_CRTC 0x2 | |
620 | #define DRM_CAP_DUMB_PREFERRED_DEPTH 0x3 | |
621 | #define DRM_CAP_DUMB_PREFER_SHADOW 0x4 | |
622 | #define DRM_CAP_PRIME 0x5 | |
623 | #define DRM_PRIME_CAP_IMPORT 0x1 | |
624 | #define DRM_PRIME_CAP_EXPORT 0x2 | |
625 | #define DRM_CAP_TIMESTAMP_MONOTONIC 0x6 | |
626 | #define DRM_CAP_ASYNC_PAGE_FLIP 0x7 | |
bfe8b573 LD |
627 | /* |
628 | * The CURSOR_WIDTH and CURSOR_HEIGHT capabilities return a valid widthxheight | |
629 | * combination for the hardware cursor. The intention is that a hardware | |
630 | * agnostic userspace can query a cursor plane size to use. | |
631 | * | |
632 | * Note that the cross-driver contract is to merely return a valid size; | |
633 | * drivers are free to attach another meaning on top, eg. i915 returns the | |
634 | * maximum plane size. | |
635 | */ | |
8716ed4e AD |
636 | #define DRM_CAP_CURSOR_WIDTH 0x8 |
637 | #define DRM_CAP_CURSOR_HEIGHT 0x9 | |
e3eb3250 | 638 | #define DRM_CAP_ADDFB2_MODIFIERS 0x10 |
a99b57db | 639 | |
9f35421e BS |
640 | /** DRM_IOCTL_GET_CAP ioctl argument type */ |
641 | struct drm_get_cap { | |
642 | __u64 capability; | |
643 | __u64 value; | |
644 | }; | |
645 | ||
61d8e328 DL |
646 | /** |
647 | * DRM_CLIENT_CAP_STEREO_3D | |
648 | * | |
649 | * if set to 1, the DRM core will expose the stereo 3D capabilities of the | |
650 | * monitor by advertising the supported 3D layouts in the flags of struct | |
651 | * drm_mode_modeinfo. | |
652 | */ | |
653 | #define DRM_CLIENT_CAP_STEREO_3D 1 | |
654 | ||
681e7ec7 MR |
655 | /** |
656 | * DRM_CLIENT_CAP_UNIVERSAL_PLANES | |
657 | * | |
658 | * If set to 1, the DRM core will expose all planes (overlay, primary, and | |
659 | * cursor) to userspace. | |
660 | */ | |
661 | #define DRM_CLIENT_CAP_UNIVERSAL_PLANES 2 | |
662 | ||
88a48e29 RC |
663 | /** |
664 | * DRM_CLIENT_CAP_ATOMIC | |
665 | * | |
666 | * If set to 1, the DRM core will expose atomic properties to userspace | |
667 | */ | |
668 | #define DRM_CLIENT_CAP_ATOMIC 3 | |
669 | ||
1c0814fe DL |
670 | /** DRM_IOCTL_SET_CLIENT_CAP ioctl argument type */ |
671 | struct drm_set_client_cap { | |
672 | __u64 capability; | |
673 | __u64 value; | |
674 | }; | |
675 | ||
bfe981a0 | 676 | #define DRM_RDWR O_RDWR |
3248877e DA |
677 | #define DRM_CLOEXEC O_CLOEXEC |
678 | struct drm_prime_handle { | |
679 | __u32 handle; | |
680 | ||
681 | /** Flags.. only applicable for handle->fd */ | |
682 | __u32 flags; | |
683 | ||
684 | /** Returned dmabuf file descriptor */ | |
685 | __s32 fd; | |
686 | }; | |
687 | ||
0b1ccd49 | 688 | #include "drm_mode.h" |
f453ba04 | 689 | |
1da177e4 LT |
690 | #define DRM_IOCTL_BASE 'd' |
691 | #define DRM_IO(nr) _IO(DRM_IOCTL_BASE,nr) | |
692 | #define DRM_IOR(nr,type) _IOR(DRM_IOCTL_BASE,nr,type) | |
693 | #define DRM_IOW(nr,type) _IOW(DRM_IOCTL_BASE,nr,type) | |
694 | #define DRM_IOWR(nr,type) _IOWR(DRM_IOCTL_BASE,nr,type) | |
695 | ||
c60ce623 DA |
696 | #define DRM_IOCTL_VERSION DRM_IOWR(0x00, struct drm_version) |
697 | #define DRM_IOCTL_GET_UNIQUE DRM_IOWR(0x01, struct drm_unique) | |
698 | #define DRM_IOCTL_GET_MAGIC DRM_IOR( 0x02, struct drm_auth) | |
699 | #define DRM_IOCTL_IRQ_BUSID DRM_IOWR(0x03, struct drm_irq_busid) | |
700 | #define DRM_IOCTL_GET_MAP DRM_IOWR(0x04, struct drm_map) | |
701 | #define DRM_IOCTL_GET_CLIENT DRM_IOWR(0x05, struct drm_client) | |
702 | #define DRM_IOCTL_GET_STATS DRM_IOR( 0x06, struct drm_stats) | |
703 | #define DRM_IOCTL_SET_VERSION DRM_IOWR(0x07, struct drm_set_version) | |
0a3e67a4 | 704 | #define DRM_IOCTL_MODESET_CTL DRM_IOW(0x08, struct drm_modeset_ctl) |
673a394b EA |
705 | #define DRM_IOCTL_GEM_CLOSE DRM_IOW (0x09, struct drm_gem_close) |
706 | #define DRM_IOCTL_GEM_FLINK DRM_IOWR(0x0a, struct drm_gem_flink) | |
707 | #define DRM_IOCTL_GEM_OPEN DRM_IOWR(0x0b, struct drm_gem_open) | |
9f35421e | 708 | #define DRM_IOCTL_GET_CAP DRM_IOWR(0x0c, struct drm_get_cap) |
1c0814fe | 709 | #define DRM_IOCTL_SET_CLIENT_CAP DRM_IOW( 0x0d, struct drm_set_client_cap) |
c60ce623 DA |
710 | |
711 | #define DRM_IOCTL_SET_UNIQUE DRM_IOW( 0x10, struct drm_unique) | |
712 | #define DRM_IOCTL_AUTH_MAGIC DRM_IOW( 0x11, struct drm_auth) | |
713 | #define DRM_IOCTL_BLOCK DRM_IOWR(0x12, struct drm_block) | |
714 | #define DRM_IOCTL_UNBLOCK DRM_IOWR(0x13, struct drm_block) | |
715 | #define DRM_IOCTL_CONTROL DRM_IOW( 0x14, struct drm_control) | |
716 | #define DRM_IOCTL_ADD_MAP DRM_IOWR(0x15, struct drm_map) | |
717 | #define DRM_IOCTL_ADD_BUFS DRM_IOWR(0x16, struct drm_buf_desc) | |
718 | #define DRM_IOCTL_MARK_BUFS DRM_IOW( 0x17, struct drm_buf_desc) | |
719 | #define DRM_IOCTL_INFO_BUFS DRM_IOWR(0x18, struct drm_buf_info) | |
720 | #define DRM_IOCTL_MAP_BUFS DRM_IOWR(0x19, struct drm_buf_map) | |
721 | #define DRM_IOCTL_FREE_BUFS DRM_IOW( 0x1a, struct drm_buf_free) | |
722 | ||
723 | #define DRM_IOCTL_RM_MAP DRM_IOW( 0x1b, struct drm_map) | |
724 | ||
725 | #define DRM_IOCTL_SET_SAREA_CTX DRM_IOW( 0x1c, struct drm_ctx_priv_map) | |
726 | #define DRM_IOCTL_GET_SAREA_CTX DRM_IOWR(0x1d, struct drm_ctx_priv_map) | |
727 | ||
7c1c2871 DA |
728 | #define DRM_IOCTL_SET_MASTER DRM_IO(0x1e) |
729 | #define DRM_IOCTL_DROP_MASTER DRM_IO(0x1f) | |
730 | ||
c60ce623 DA |
731 | #define DRM_IOCTL_ADD_CTX DRM_IOWR(0x20, struct drm_ctx) |
732 | #define DRM_IOCTL_RM_CTX DRM_IOWR(0x21, struct drm_ctx) | |
733 | #define DRM_IOCTL_MOD_CTX DRM_IOW( 0x22, struct drm_ctx) | |
734 | #define DRM_IOCTL_GET_CTX DRM_IOWR(0x23, struct drm_ctx) | |
735 | #define DRM_IOCTL_SWITCH_CTX DRM_IOW( 0x24, struct drm_ctx) | |
736 | #define DRM_IOCTL_NEW_CTX DRM_IOW( 0x25, struct drm_ctx) | |
737 | #define DRM_IOCTL_RES_CTX DRM_IOWR(0x26, struct drm_ctx_res) | |
738 | #define DRM_IOCTL_ADD_DRAW DRM_IOWR(0x27, struct drm_draw) | |
739 | #define DRM_IOCTL_RM_DRAW DRM_IOWR(0x28, struct drm_draw) | |
740 | #define DRM_IOCTL_DMA DRM_IOWR(0x29, struct drm_dma) | |
741 | #define DRM_IOCTL_LOCK DRM_IOW( 0x2a, struct drm_lock) | |
742 | #define DRM_IOCTL_UNLOCK DRM_IOW( 0x2b, struct drm_lock) | |
743 | #define DRM_IOCTL_FINISH DRM_IOW( 0x2c, struct drm_lock) | |
1da177e4 | 744 | |
3248877e DA |
745 | #define DRM_IOCTL_PRIME_HANDLE_TO_FD DRM_IOWR(0x2d, struct drm_prime_handle) |
746 | #define DRM_IOCTL_PRIME_FD_TO_HANDLE DRM_IOWR(0x2e, struct drm_prime_handle) | |
ba4420c2 | 747 | |
1da177e4 LT |
748 | #define DRM_IOCTL_AGP_ACQUIRE DRM_IO( 0x30) |
749 | #define DRM_IOCTL_AGP_RELEASE DRM_IO( 0x31) | |
c60ce623 DA |
750 | #define DRM_IOCTL_AGP_ENABLE DRM_IOW( 0x32, struct drm_agp_mode) |
751 | #define DRM_IOCTL_AGP_INFO DRM_IOR( 0x33, struct drm_agp_info) | |
752 | #define DRM_IOCTL_AGP_ALLOC DRM_IOWR(0x34, struct drm_agp_buffer) | |
753 | #define DRM_IOCTL_AGP_FREE DRM_IOW( 0x35, struct drm_agp_buffer) | |
754 | #define DRM_IOCTL_AGP_BIND DRM_IOW( 0x36, struct drm_agp_binding) | |
755 | #define DRM_IOCTL_AGP_UNBIND DRM_IOW( 0x37, struct drm_agp_binding) | |
1da177e4 | 756 | |
b5543059 | 757 | #define DRM_IOCTL_SG_ALLOC DRM_IOWR(0x38, struct drm_scatter_gather) |
c60ce623 | 758 | #define DRM_IOCTL_SG_FREE DRM_IOW( 0x39, struct drm_scatter_gather) |
1da177e4 | 759 | |
c60ce623 | 760 | #define DRM_IOCTL_WAIT_VBLANK DRM_IOWR(0x3a, union drm_wait_vblank) |
1da177e4 | 761 | |
c60ce623 | 762 | #define DRM_IOCTL_UPDATE_DRAW DRM_IOW(0x3f, struct drm_update_draw) |
bea5679f | 763 | |
f453ba04 DA |
764 | #define DRM_IOCTL_MODE_GETRESOURCES DRM_IOWR(0xA0, struct drm_mode_card_res) |
765 | #define DRM_IOCTL_MODE_GETCRTC DRM_IOWR(0xA1, struct drm_mode_crtc) | |
766 | #define DRM_IOCTL_MODE_SETCRTC DRM_IOWR(0xA2, struct drm_mode_crtc) | |
767 | #define DRM_IOCTL_MODE_CURSOR DRM_IOWR(0xA3, struct drm_mode_cursor) | |
768 | #define DRM_IOCTL_MODE_GETGAMMA DRM_IOWR(0xA4, struct drm_mode_crtc_lut) | |
769 | #define DRM_IOCTL_MODE_SETGAMMA DRM_IOWR(0xA5, struct drm_mode_crtc_lut) | |
770 | #define DRM_IOCTL_MODE_GETENCODER DRM_IOWR(0xA6, struct drm_mode_get_encoder) | |
771 | #define DRM_IOCTL_MODE_GETCONNECTOR DRM_IOWR(0xA7, struct drm_mode_get_connector) | |
c55b6b3d VS |
772 | #define DRM_IOCTL_MODE_ATTACHMODE DRM_IOWR(0xA8, struct drm_mode_mode_cmd) /* deprecated (never worked) */ |
773 | #define DRM_IOCTL_MODE_DETACHMODE DRM_IOWR(0xA9, struct drm_mode_mode_cmd) /* deprecated (never worked) */ | |
f453ba04 DA |
774 | |
775 | #define DRM_IOCTL_MODE_GETPROPERTY DRM_IOWR(0xAA, struct drm_mode_get_property) | |
776 | #define DRM_IOCTL_MODE_SETPROPERTY DRM_IOWR(0xAB, struct drm_mode_connector_set_property) | |
777 | #define DRM_IOCTL_MODE_GETPROPBLOB DRM_IOWR(0xAC, struct drm_mode_get_blob) | |
778 | #define DRM_IOCTL_MODE_GETFB DRM_IOWR(0xAD, struct drm_mode_fb_cmd) | |
779 | #define DRM_IOCTL_MODE_ADDFB DRM_IOWR(0xAE, struct drm_mode_fb_cmd) | |
780 | #define DRM_IOCTL_MODE_RMFB DRM_IOWR(0xAF, unsigned int) | |
d91d8a3f | 781 | #define DRM_IOCTL_MODE_PAGE_FLIP DRM_IOWR(0xB0, struct drm_mode_crtc_page_flip) |
884840aa | 782 | #define DRM_IOCTL_MODE_DIRTYFB DRM_IOWR(0xB1, struct drm_mode_fb_dirty_cmd) |
f453ba04 | 783 | |
ff72145b DA |
784 | #define DRM_IOCTL_MODE_CREATE_DUMB DRM_IOWR(0xB2, struct drm_mode_create_dumb) |
785 | #define DRM_IOCTL_MODE_MAP_DUMB DRM_IOWR(0xB3, struct drm_mode_map_dumb) | |
786 | #define DRM_IOCTL_MODE_DESTROY_DUMB DRM_IOWR(0xB4, struct drm_mode_destroy_dumb) | |
8cf5c917 JB |
787 | #define DRM_IOCTL_MODE_GETPLANERESOURCES DRM_IOWR(0xB5, struct drm_mode_get_plane_res) |
788 | #define DRM_IOCTL_MODE_GETPLANE DRM_IOWR(0xB6, struct drm_mode_get_plane) | |
789 | #define DRM_IOCTL_MODE_SETPLANE DRM_IOWR(0xB7, struct drm_mode_set_plane) | |
308e5bcb | 790 | #define DRM_IOCTL_MODE_ADDFB2 DRM_IOWR(0xB8, struct drm_mode_fb_cmd2) |
c543188a PZ |
791 | #define DRM_IOCTL_MODE_OBJ_GETPROPERTIES DRM_IOWR(0xB9, struct drm_mode_obj_get_properties) |
792 | #define DRM_IOCTL_MODE_OBJ_SETPROPERTY DRM_IOWR(0xBA, struct drm_mode_obj_set_property) | |
4c813d4d | 793 | #define DRM_IOCTL_MODE_CURSOR2 DRM_IOWR(0xBB, struct drm_mode_cursor2) |
d34f20d6 | 794 | #define DRM_IOCTL_MODE_ATOMIC DRM_IOWR(0xBC, struct drm_mode_atomic) |
e2f5d2ea DS |
795 | #define DRM_IOCTL_MODE_CREATEPROPBLOB DRM_IOWR(0xBD, struct drm_mode_create_blob) |
796 | #define DRM_IOCTL_MODE_DESTROYPROPBLOB DRM_IOWR(0xBE, struct drm_mode_destroy_blob) | |
ff72145b | 797 | |
1da177e4 LT |
798 | /** |
799 | * Device specific ioctls should only be in their respective headers | |
735b9ffa | 800 | * The device specific ioctl range is from 0x40 to 0x9f. |
99da6d86 | 801 | * Generic IOCTLS restart at 0xA0. |
1da177e4 LT |
802 | * |
803 | * \sa drmCommandNone(), drmCommandRead(), drmCommandWrite(), and | |
804 | * drmCommandReadWrite(). | |
805 | */ | |
806 | #define DRM_COMMAND_BASE 0x40 | |
99da6d86 | 807 | #define DRM_COMMAND_END 0xA0 |
1da177e4 | 808 | |
c9a9c5e0 KH |
809 | /** |
810 | * Header for events written back to userspace on the drm fd. The | |
811 | * type defines the type of event, the length specifies the total | |
812 | * length of the event (including the header), and user_data is | |
813 | * typically a 64 bit value passed with the ioctl that triggered the | |
814 | * event. A read on the drm fd will always only return complete | |
815 | * events, that is, if for example the read buffer is 100 bytes, and | |
816 | * there are two 64 byte events pending, only one will be returned. | |
817 | * | |
818 | * Event types 0 - 0x7fffffff are generic drm events, 0x80000000 and | |
819 | * up are chipset specific. | |
820 | */ | |
821 | struct drm_event { | |
822 | __u32 type; | |
823 | __u32 length; | |
824 | }; | |
825 | ||
826 | #define DRM_EVENT_VBLANK 0x01 | |
7bd4d7be | 827 | #define DRM_EVENT_FLIP_COMPLETE 0x02 |
c9a9c5e0 KH |
828 | |
829 | struct drm_event_vblank { | |
830 | struct drm_event base; | |
831 | __u64 user_data; | |
832 | __u32 tv_sec; | |
833 | __u32 tv_usec; | |
834 | __u32 sequence; | |
835 | __u32 reserved; | |
836 | }; | |
837 | ||
c60ce623 DA |
838 | /* typedef area */ |
839 | #ifndef __KERNEL__ | |
840 | typedef struct drm_clip_rect drm_clip_rect_t; | |
841 | typedef struct drm_drawable_info drm_drawable_info_t; | |
842 | typedef struct drm_tex_region drm_tex_region_t; | |
843 | typedef struct drm_hw_lock drm_hw_lock_t; | |
844 | typedef struct drm_version drm_version_t; | |
845 | typedef struct drm_unique drm_unique_t; | |
846 | typedef struct drm_list drm_list_t; | |
847 | typedef struct drm_block drm_block_t; | |
848 | typedef struct drm_control drm_control_t; | |
849 | typedef enum drm_map_type drm_map_type_t; | |
850 | typedef enum drm_map_flags drm_map_flags_t; | |
851 | typedef struct drm_ctx_priv_map drm_ctx_priv_map_t; | |
852 | typedef struct drm_map drm_map_t; | |
853 | typedef struct drm_client drm_client_t; | |
854 | typedef enum drm_stat_type drm_stat_type_t; | |
855 | typedef struct drm_stats drm_stats_t; | |
856 | typedef enum drm_lock_flags drm_lock_flags_t; | |
857 | typedef struct drm_lock drm_lock_t; | |
858 | typedef enum drm_dma_flags drm_dma_flags_t; | |
859 | typedef struct drm_buf_desc drm_buf_desc_t; | |
860 | typedef struct drm_buf_info drm_buf_info_t; | |
861 | typedef struct drm_buf_free drm_buf_free_t; | |
862 | typedef struct drm_buf_pub drm_buf_pub_t; | |
863 | typedef struct drm_buf_map drm_buf_map_t; | |
864 | typedef struct drm_dma drm_dma_t; | |
865 | typedef union drm_wait_vblank drm_wait_vblank_t; | |
866 | typedef struct drm_agp_mode drm_agp_mode_t; | |
867 | typedef enum drm_ctx_flags drm_ctx_flags_t; | |
868 | typedef struct drm_ctx drm_ctx_t; | |
869 | typedef struct drm_ctx_res drm_ctx_res_t; | |
870 | typedef struct drm_draw drm_draw_t; | |
871 | typedef struct drm_update_draw drm_update_draw_t; | |
872 | typedef struct drm_auth drm_auth_t; | |
873 | typedef struct drm_irq_busid drm_irq_busid_t; | |
874 | typedef enum drm_vblank_seq_type drm_vblank_seq_type_t; | |
875 | ||
876 | typedef struct drm_agp_buffer drm_agp_buffer_t; | |
877 | typedef struct drm_agp_binding drm_agp_binding_t; | |
878 | typedef struct drm_agp_info drm_agp_info_t; | |
879 | typedef struct drm_scatter_gather drm_scatter_gather_t; | |
880 | typedef struct drm_set_version drm_set_version_t; | |
881 | #endif | |
882 | ||
1da177e4 | 883 | #endif |