PR ld/14397
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
03edbe3b
JL
12012-07-25 James Lemke <jwlemke@codesourcery.com>
2
3 * ppc-opc.c (powerpc_opcodes): Add/remove PPCVLE for some 32-bit insns.
4
d908c8af
NC
52012-07-24 Dr David Alan Gilbert <dave@treblig.org>
6
7 PR binutils/13135
8 * arm-dis.c: Add necessary casts for printing integer values.
9 Use %s when printing string values.
10 * hppa-dis.c: Likewise.
11 * m68k-dis.c: Likewise.
12 * microblaze-dis.c: Likewise.
13 * mips-dis.c: Likewise.
14 * sparc-dis.c: Likewise.
15
ff688e1f
L
162012-07-19 Michael Zolotukhin <michael.v.zolotukhin@intel.com>
17
18 PR binutils/14355
19 * i386-dis.c (VEX_LEN_0FXOP_08_CC): New.
20 (VEX_LEN_0FXOP_08_CD): Likewise.
21 (VEX_LEN_0FXOP_08_CE): Likewise.
22 (VEX_LEN_0FXOP_08_CF): Likewise.
23 (VEX_LEN_0FXOP_08_EC): Likewise.
24 (VEX_LEN_0FXOP_08_ED): Likewise.
25 (VEX_LEN_0FXOP_08_EE): Likewise.
26 (VEX_LEN_0FXOP_08_EF): Likewise.
27 (xop_table): Fix entries for vpcomb, vpcomw, vpcomd, vpcomq,
28 vpcomub, vpcomuw, vpcomud, vpcomuq.
29 (vex_len_table): Add entries for VEX_LEN_0FXOP_08_CC,
30 VEX_LEN_0FXOP_08_CD, VEX_LEN_0FXOP_08_CE, VEX_LEN_0FXOP_08_CF,
31 VEX_LEN_0FXOP_08_EC, VEX_LEN_0FXOP_08_ED, VEX_LEN_0FXOP_08_EE,
32 VEX_LEN_0FXOP_08_EF.
33
e2e1fcde
L
342012-07-16 Michael Zolotukhin <michael.v.zolotukhin@intel.com>
35
36 * i386-dis.c (PREFIX_0F38F6): New.
37 (prefix_table): Add adcx, adox instructions.
38 (three_byte_table): Use PREFIX_0F38F6.
39 (mod_table): Add rdseed instruction.
40 * i386-gen.c (cpu_flag_init): Add CpuADX, CpuRDSEED, CpuPRFCHW.
41 (cpu_flags): Likewise.
42 * i386-opc.h: Add CpuADX, CpuRDSEED, CpuPRFCHW.
43 (i386_cpu_flags): Add fields cpurdseed, cpuadx, cpuprfchw.
44 * i386-opc.tbl: Add instrcutions adcx, adox, rdseed. Extend
45 prefetchw.
46 * i386-tbl.h: Regenerate.
47 * i386-init.h: Likewise.
48
8b99bf0b
TS
492012-07-05 Thomas Schwinge <thomas@codesourcery.com>
50
f4263ca2 51 * mips-dis.c: Remove gratuitous newline.
8b99bf0b 52
9fa0f14a
RM
532012-07-02 Roland McGrath <mcgrathr@google.com>
54
55 * i386-opc.tbl: Add RepPrefixOk to nop.
56 * i386-tbl.h: Regenerate.
57
4c6a93d3
NC
582012-06-28 Nick Clifton <nickc@redhat.com>
59
60 * po/vi.po: Updated Vietnamese translation.
61
29c048b6
RM
622012-06-22 Roland McGrath <mcgrathr@google.com>
63
fe13e45b
RM
64 * i386-opc.tbl: Add RepPrefixOk to ret.
65 * i386-tbl.h: Regenerate.
66
29c048b6
RM
67 * i386-opc.h (RepPrefixOk): New enum constant.
68 (i386_opcode_modifier): New bitfield 'repprefixok'.
69 * i386-gen.c (opcode_modifiers): Add RepPrefixOk.
70 * i386-opc.tbl: Add RepPrefixOk to bsf, bsr, and to all
71 instructions that have IsString.
72 * i386-tbl.h: Regenerate.
73
c7a8dbf9
AS
742012-06-11 Andreas Schwab <schwab@linux-m68k.org>
75
76 * ppc-opc.c (lvsl, lvebx, isellt, icbt, ldepx, lwepx, lvsr, lvehx)
77 (iselgt, lvewx, iseleq, isel, dcbst, dcbstep, dcbfl, dcbf, lbepx)
78 (lvx, dcbfep, dcbtstls, stvebx, dcbtstlse, stdepx, stwepx, dcbtls)
79 (stvehx, dcbtlse, stvewx, stbepx, icblc, stvx, dcbtstt, dcbtst)
80 (dcbtst, dcbtstep, dcbtt, dcbt, dcbt, lhepx, eciwx, dcbtep)
81 (dcread, lxvdsx, lvxl, dcblc, sthepx, ecowx, dcbi, dcread, icbtls)
82 (stvxl, lxsdx, lfdepx, stxsdx, stfdepx, dcba, dcbal, lxvw4x)
83 (tlbivax, lfdpx, lxvd2x, tlbsrx., stxvw4x, tlbsx, tlbsx., stfdpx)
84 (stfqx, stxvd2x, icbi, icbiep, icread, dcbzep): Change RA to RA0.
85
94caa966
AM
862012-05-19 Alan Modra <amodra@gmail.com>
87
88 * ppc-dis.c: Don't include elf32-ppc.h, do include elf/ppc.h.
89 (get_powerpc_dialect): Detect VLE sections from ELF sh_flags.
90
5eb3690e
AM
912012-05-18 Alan Modra <amodra@gmail.com>
92
71fe7bab
AM
93 * ia64-opc.c: Remove #include "ansidecl.h".
94 * z8kgen.c: Include sysdep.h first.
95
5eb3690e
AM
96 * arc-dis.c: Include sysdep.h first, remove some redundant includes.
97 * bfin-dis.c: Likewise.
98 * i860-dis.c: Likewise.
99 * ia64-dis.c: Likewise.
100 * ia64-gen.c: Likewise.
101 * m68hc11-dis.c: Likewise.
102 * mmix-dis.c: Likewise.
103 * msp430-dis.c: Likewise.
104 * or32-dis.c: Likewise.
105 * rl78-dis.c: Likewise.
106 * rx-dis.c: Likewise.
107 * tic4x-dis.c: Likewise.
108 * tilegx-opc.c: Likewise.
109 * tilepro-opc.c: Likewise.
110 * rx-decode.c: Regenerate.
111
a4ebc835
AM
1122012-05-17 James Lemke <jwlemke@codesourcery.com>
113
114 * ppc-opc.c (powerpc_macros): Add entries for e_extlwi to e_clrlslwi.
115
98c76446
AM
1162012-05-17 James Lemke <jwlemke@codesourcery.com>
117
118 * ppc-opc.c (extract_sprg): Use ALLOW8_SPRG to include VLE.
119
df7b86aa
NC
1202012-05-17 Daniel Richard G. <skunk@iskunk.org>
121 Nick Clifton <nickc@redhat.com>
122
123 PR 14072
124 * configure.in: Add check that sysdep.h has been included before
125 any system header files.
126 * configure: Regenerate.
127 * config.in: Regenerate.
128 * sysdep.h: Generate an error if included before config.h.
129 * alpha-opc.c: Include sysdep.h before any other header file.
130 * alpha-dis.c: Likewise.
131 * avr-dis.c: Likewise.
132 * cgen-opc.c: Likewise.
133 * cr16-dis.c: Likewise.
134 * cris-dis.c: Likewise.
135 * crx-dis.c: Likewise.
136 * d10v-dis.c: Likewise.
137 * d10v-opc.c: Likewise.
138 * d30v-dis.c: Likewise.
139 * d30v-opc.c: Likewise.
140 * h8500-dis.c: Likewise.
141 * i370-dis.c: Likewise.
142 * i370-opc.c: Likewise.
143 * m10200-dis.c: Likewise.
144 * m10300-dis.c: Likewise.
145 * micromips-opc.c: Likewise.
146 * mips-opc.c: Likewise.
147 * mips61-opc.c: Likewise.
148 * moxie-dis.c: Likewise.
149 * or32-opc.c: Likewise.
150 * pj-dis.c: Likewise.
151 * ppc-dis.c: Likewise.
152 * ppc-opc.c: Likewise.
153 * s390-dis.c: Likewise.
154 * sh-dis.c: Likewise.
155 * sh64-dis.c: Likewise.
156 * sparc-dis.c: Likewise.
157 * sparc-opc.c: Likewise.
158 * spu-dis.c: Likewise.
159 * tic30-dis.c: Likewise.
160 * tic54x-dis.c: Likewise.
161 * tic80-dis.c: Likewise.
162 * tic80-opc.c: Likewise.
163 * tilegx-dis.c: Likewise.
164 * tilepro-dis.c: Likewise.
165 * v850-dis.c: Likewise.
166 * v850-opc.c: Likewise.
167 * vax-dis.c: Likewise.
168 * w65-dis.c: Likewise.
169 * xgate-dis.c: Likewise.
170 * xtensa-dis.c: Likewise.
171 * rl78-decode.opc: Likewise.
172 * rl78-decode.c: Regenerate.
173 * rx-decode.opc: Likewise.
174 * rx-decode.c: Regenerate.
175
e1dad58d
AM
1762012-05-17 Alan Modra <amodra@gmail.com>
177
178 * ppc_dis.c: Don't include elf/ppc.h.
179
101af531
NC
1802012-05-16 Meador Inge <meadori@codesourcery.com>
181
182 * arm-dis.c (arm_opcodes): Don't disassemble STMFD/LDMIA sp!, {reg}
183 to PUSH/POP {reg}.
184
6927f982
NC
1852012-05-15 James Murray <jsm@jsm-net.demon.co.uk>
186 Stephane Carrez <stcarrez@nerim.fr>
187
188 * configure.in: Add S12X and XGATE co-processor support to m68hc11
189 target.
190 * disassemble.c: Likewise.
191 * configure: Regenerate.
192 * m68hc11-dis.c: Make objdump output more consistent, use hex
193 instead of decimal and use 0x prefix for hex.
194 * m68hc11-opc.c: Add S12X and XGATE opcodes.
195
b9c361e0
JL
1962012-05-14 James Lemke <jwlemke@codesourcery.com>
197
198 * ppc-dis.c (get_powerpc_dialect): Use is_ppc_vle.
199 (PPC_OPCD_SEGS, VLE_OPCD_SEGS): New defines.
200 (vle_opcd_indices): New array.
201 (lookup_vle): New function.
202 (disassemble_init_powerpc): Revise for second (VLE) opcode table.
203 (print_insn_powerpc): Likewise.
204 * ppc-opc.c: Likewise.
205
2062012-05-14 Catherine Moore <clm@codesourcery.com>
207 Maciej W. Rozycki <macro@codesourcery.com>
208 Rhonda Wittels <rhonda@codesourcery.com>
209 Nathan Froyd <froydnj@codesourcery.com>
210
211 * ppc-opc.c (insert_arx, extract_arx): New functions.
212 (insert_ary, extract_ary): New functions.
213 (insert_li20, extract_li20): New functions.
214 (insert_rx, extract_rx): New functions.
215 (insert_ry, extract_ry): New functions.
216 (insert_sci8, extract_sci8): New functions.
217 (insert_sci8n, extract_sci8n): New functions.
218 (insert_sd4h, extract_sd4h): New functions.
219 (insert_sd4w, extract_sd4w): New functions.
220 (insert_vlesi, extract_vlesi): New functions.
221 (insert_vlensi, extract_vlensi): New functions.
222 (insert_vleui, extract_vleui): New functions.
223 (insert_vleil, extract_vleil): New functions.
224 (BI_MASK, BB_MASK, BT): Use PPC_OPERAND_CR_BIT.
225 (BI16, BI32, BO32, B8): New.
226 (B15, B24, CRD32, CRS): New.
227 (CRD, OBF, BFA, CR, CRFS): Use PPC_OPERAND_CR_REG.
228 (DB, IMM20, RD, Rx, ARX, RY, RZ): New.
229 (ARY, SCLSCI8, SCLSCI8N, SE_SD, SE_SDH): New.
230 (SH6_MASK): Use PPC_OPSHIFT_INV.
231 (SI8, UI5, OIMM5, UI7, BO16): New.
232 (VLESIMM, VLENSIMM, VLEUIMM, VLEUIMML): New.
233 (XT6, XA6, XB6, XB6S, XC6): Use PPC_OPSHIFT_INV.
234 (ALLOW8_SPRG): New.
235 (insert_sprg, extract_sprg): Check ALLOW8_SPRG.
236 (OPVUP, OPVUP_MASK OPVUP): New
237 (BD8, BD8_MASK, BD8IO, BD8IO_MASK): New.
238 (EBD8IO, EBD8IO1_MASK, EBD8IO2_MASK, EBD8IO3_MASK): New.
239 (BD15, BD15_MASK, EBD15, EBD15_MASK, EBD15BI, EBD15BI_MASK): New.
240 (BD24,BD24_MASK, C_LK, C_LK_MASK, C, C_MASK): New.
241 (IA16, IA16_MASK, I16A, I16A_MASK, I16L, I16L_MASK): New.
242 (IM7, IM7_MASK, LI20, LI20_MASK, SCI8, SCI8_MASK): New.
243 (SCI8BF, SCI8BF_MASK, SD4, SD4_MASK): New.
244 (SE_IM5, SE_IM5_MASK): New.
245 (SE_R, SE_R_MASK, SE_RR, SE_RR_MASK): New.
246 (EX, EX_MASK, BO16F, BO16T, BO32F, BO32T): New.
247 (BO32DNZ, BO32DZ): New.
248 (NO371, PPCSPE, PPCISEL, PPCEFS, MULHW): Include PPC_OPCODE_VLE.
249 (PPCVLE): New.
250 (powerpc_opcodes): Add new VLE instructions. Update existing
251 instruction to include PPCVLE if supported.
252 * ppc-dis.c (ppc_opts): Add vle entry.
253 (get_powerpc_dialect): New function.
254 (powerpc_init_dialect): VLE support.
255 (print_insn_big_powerpc): Call get_powerpc_dialect.
256 (print_insn_little_powerpc): Likewise.
257 (operand_value_powerpc): Handle negative shift counts.
258 (print_insn_powerpc): Handle 2-byte instruction lengths.
259
208a4923
NC
2602012-05-11 Daniel Richard G. <skunk@iskunk.org>
261
262 PR binutils/14028
263 * configure.in: Invoke ACX_HEADER_STRING.
264 * configure: Regenerate.
265 * config.in: Regenerate.
266 * sysdep.h: If STRINGS_WITH_STRING is defined then include both
267 string.h and strings.h.
268
6750a3a7
NC
2692012-05-11 Nick Clifton <nickc@redhat.com>
270
271 PR binutils/14006
272 * arm-dis.c (print_insn): Fix detection of instruction mode in
273 files containing multiple executable sections.
274
f6c1a2d5
NC
2752012-05-03 Sean Keys <skeys@ipdatasys.com>
276
277 * Makefile.in, configure: regenerate
278 * disassemble.c (disassembler): Recognize ARCH_XGATE.
279 * xgate-dis.c (read_memory, print_insn, print_insn_xgate):
280 New functions.
281 * configure.in: Recognize xgate.
282 * xgate-dis.c, xgate-opc.c: New files for support of xgate
283 * Makefile.am (CFILES, ALL_MACHINES): New files for disassembly
284 and opcode generation for xgate.
285
78e98aab
DD
2862012-04-30 DJ Delorie <dj@redhat.com>
287
288 * rx-decode.opc (MOV): Do not sign-extend immediates which are
289 already the maximum bit size.
290 * rx-decode.c: Regenerate.
291
ec668d69
DM
2922012-04-27 David S. Miller <davem@davemloft.net>
293
2e52845b
DM
294 * sparc-dis.c (v9a_asr_reg_names): Add 'cfr'.
295 * sparc-opc.c (sparc_opcodes): Add rd/wr cases for %cfr.
296
58004e23
DM
297 * sparc-opc.c (sparc_opcodes): Add 'wr X, %pause' and 'pause'.
298 * sparc-dis.c (v9a_asr_reg_names): Add 'pause'.
299
698544e1
DM
300 * sparc-opc.c (CBCOND): New define.
301 (CBCOND_XCC): Likewise.
302 (cbcond): New helper macro.
303 (sparc_opcodes): Add compare-and-branch instructions.
304
6cda1326
DM
305 * sparc-dis.c (print_insn_sparc): Handle ')'.
306 * sparc-opc.c (sparc_opcodes): Add crypto instructions.
307
ec668d69
DM
308 * sparc-opc.c (sparc_opcodes): Rework table to put HWCAP values
309 into new struct sparc_opcode 'hwcaps' field instead of 'flags'.
310
2615994e
DM
3112012-04-12 David S. Miller <davem@davemloft.net>
312
313 * sparc-dis.c (X_DISP10): Define.
314 (print_insn_sparc): Handle '='.
315
5de10af0
MF
3162012-04-01 Mike Frysinger <vapier@gentoo.org>
317
318 * bfin-dis.c (fmtconst): Replace decimal handling with a single
319 sprintf call and the '*' field width.
320
55a36193
MK
3212012-03-23 Maxim Kuvyrkov <maxim@codesourcery.com>
322
323 * mips-dis.c (mips_arch_choices): Add entry for Broadcom XLP.
324
d6688282
AM
3252012-03-16 Alan Modra <amodra@gmail.com>
326
327 * ppc-dis.c (PPC_OPC_SEGS, PPC_OP_TO_SEG): Delete.
328 (powerpc_opcd_indices): Bump array size.
329 (disassemble_init_powerpc): Set powerpc_opcd_indices entries
330 corresponding to unused opcodes to following entry.
331 (lookup_powerpc): New function, extracted and optimised from..
332 (print_insn_powerpc): ..here.
333
b240011a
AM
3342012-03-15 Alan Modra <amodra@gmail.com>
335 James Lemke <jwlemke@codesourcery.com>
336
337 * disassemble.c (disassemble_init_for_target): Handle ppc init.
338 * ppc-dis.c (private): New var.
339 (powerpc_init_dialect): Don't return calloc failure, instead use
340 private.
341 (PPC_OPCD_SEGS, PPC_OP_TO_SEG): Define.
342 (powerpc_opcd_indices): New array.
343 (disassemble_init_powerpc): New function.
344 (print_insn_big_powerpc): Don't init dialect here.
345 (print_insn_little_powerpc): Likewise.
346 (print_insn_powerpc): Start search using powerpc_opcd_indices.
347
aea77599
AM
3482012-03-10 Edmar Wienskoski <edmar@freescale.com>
349
350 * ppc-dis.c (ppc_opts): Add entries for "e5500" and "e6500".
351 * ppc-opc.c (insert_ls, TMR, ESYNC, XSYNCLE_MASK): New.
352 (PPCVEC2, PPCTMR, E6500): New short names.
353 (powerpc_opcodes): Add vabsdub, vabsduh, vabsduw, dni, mvidsplt,
354 mviwsplt, icblq., mftmr, mttmr, dcblq., miso, lvexbx, lvexhx,
355 lvexwx, stvexbx, stvexhx, stvexwx, lvepx, lvepxl, stvepx, stvepxl,
356 lvtrx, lvtrxl, lvtlx, lvtlxl, stvfrx, stvfrxl, stvflx, stvflxl,
357 lvswx, lvswxl, stvswx, stvswxl, lvsm mnemonics. Accept LS, ESYNC
358 optional operands on sync instruction for E6500 target.
359
5333187a
AK
3602012-03-08 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
361
362 * s390-opc.txt: Set instruction type of pku to SS_L2RDRD.
363
a597d2d3
AM
3642012-02-27 Alan Modra <amodra@gmail.com>
365
366 * mt-dis.c: Regenerate.
367
3f26eb3a
AM
3682012-02-27 Alan Modra <amodra@gmail.com>
369
370 * v850-opc.c (extract_v8): Rearrange to make it obvious this
371 is the inverse of corresponding insert function.
372 (extract_d22, extract_u9, extract_r4): Likewise.
373 (extract_d9): Correct sign extension.
374 (extract_d16_15): Don't assume "long" is 32 bits, and don't
375 rely on implementation defined behaviour for shift right of
376 signed types.
377 (extract_d16_16, extract_d17_16, extract_i9): Likewise.
378 (extract_d23): Likewise, and correct mask.
379
1f42f8b3
AM
3802012-02-27 Alan Modra <amodra@gmail.com>
381
382 * crx-dis.c (print_arg): Mask constant to 32 bits.
383 * crx-opc.c (cst4_map): Use int array.
384
cdb06235
AM
3852012-02-27 Alan Modra <amodra@gmail.com>
386
387 * arc-dis.c (BITS): Don't use shifts to mask off bits.
388 (FIELDD): Sign extend with xor,sub.
389
6f7be959
WL
3902012-02-25 Walter Lee <walt@tilera.com>
391
392 * tilegx-opc.c: Handle TILEGX_OPC_LD4S_TLS and TILEGX_OPC_LD_TLS.
393 * tilepro-opc.c: Handle TILEPRO_OPC_LW_TLS and
394 TILEPRO_OPC_LW_TLS_SN.
395
82c2def5
L
3962012-02-21 H.J. Lu <hongjiu.lu@intel.com>
397
398 * i386-opc.h (HLEPrefixNone): New.
399 (HLEPrefixLock): Likewise.
400 (HLEPrefixAny): Likewise.
401 (HLEPrefixRelease): Likewise.
402
42164a71
L
4032012-02-08 H.J. Lu <hongjiu.lu@intel.com>
404
405 * i386-dis.c (HLE_Fixup1): New.
406 (HLE_Fixup2): Likewise.
407 (HLE_Fixup3): Likewise.
408 (Ebh1): Likewise.
409 (Evh1): Likewise.
410 (Ebh2): Likewise.
411 (Evh2): Likewise.
412 (Ebh3): Likewise.
413 (Evh3): Likewise.
414 (MOD_C6_REG_7): Likewise.
415 (MOD_C7_REG_7): Likewise.
416 (RM_C6_REG_7): Likewise.
417 (RM_C7_REG_7): Likewise.
418 (XACQUIRE_PREFIX): Likewise.
419 (XRELEASE_PREFIX): Likewise.
420 (dis386): Use Ebh1/Evh1 on add, adc, and, btc, btr, bts,
421 cmpxchg, dec, inc, neg, not, or, sbb, sub, xor and xadd. Use
422 Ebh2/Evh2 on xchg. Use Ebh3/Evh3 on mov.
423 (reg_table): Use Ebh1/Evh1 on add, adc, and, dec, inc, neg,
424 not, or, sbb, sub and xor. Use Ebh3/Evh3 on mov. Use
425 MOD_C6_REG_7 and MOD_C7_REG_7.
426 (mod_table): Add MOD_C6_REG_7 and MOD_C7_REG_7.
427 (rm_table): Add RM_C6_REG_7 and RM_C7_REG_7. Add xend and
428 xtest.
429 (prefix_name): Handle XACQUIRE_PREFIX and XRELEASE_PREFIX.
430 (CMPXCHG8B_Fixup): Handle HLE prefix on cmpxchg8b.
431
432 * i386-gen.c (cpu_flag_init): Add CPU_HLE_FLAGS and
433 CPU_RTM_FLAGS.
434 (cpu_flags): Add CpuHLE and CpuRTM.
435 (opcode_modifiers): Add HLEPrefixOk.
436
437 * i386-opc.h (CpuHLE): New.
438 (CpuRTM): Likewise.
439 (HLEPrefixOk): Likewise.
440 (i386_cpu_flags): Add cpuhle and cpurtm.
441 (i386_opcode_modifier): Add hleprefixok.
442
443 * i386-opc.tbl: Add HLEPrefixOk=3 to mov. Add HLEPrefixOk to
444 add, adc, and, btc, btr, bts, cmpxchg, dec, inc, neg, not, or,
445 sbb, sub, xor and xadd. Add HLEPrefixOk=2 to xchg with memory
446 operand. Add xacquire, xrelease, xabort, xbegin, xend and
447 xtest.
448 * i386-init.h: Regenerated.
449 * i386-tbl.h: Likewise.
450
21abe33a
DD
4512012-01-24 DJ Delorie <dj@redhat.com>
452
453 * rl78-decode.opc (rl78_decode_opcode): Add NOT1.
454 * rl78-decode.c: Regenerate.
455
e20cc039
AM
4562012-01-17 James Murray <jsm@jsm-net.demon.co.uk>
457
458 PR binutils/10173
459 * cr16-dis.c (print_arg): Test symtab_size not num_symbols.
460
e143d25c
AS
4612012-01-17 Andreas Schwab <schwab@linux-m68k.org>
462
463 * m68k-opc.c (m68k_opcodes): Fix entries for pmove with BADx/BACx
464 register and move them after pmove with PSR/PCSR register.
465
8729a6f6
L
4662012-01-13 H.J. Lu <hongjiu.lu@intel.com>
467
468 * i386-dis.c (mod_table): Add vmfunc.
469
470 * i386-gen.c (cpu_flag_init): Add CPU_VMFUNC_FLAGS.
471 (cpu_flags): CpuVMFUNC.
472
473 * i386-opc.h (CpuVMFUNC): New.
474 (i386_cpu_flags): Add cpuvmfunc.
475
476 * i386-opc.tbl: Add vmfunc.
477 * i386-init.h: Regenerated.
478 * i386-tbl.h: Likewise.
5011093d 479
23e1d329 480For older changes see ChangeLog-2011
252b5132
RH
481\f
482Local Variables:
2f6d2f85
NC
483mode: change-log
484left-margin: 8
485fill-column: 74
252b5132
RH
486version-control: never
487End:
This page took 0.628391 seconds and 4 git commands to generate.