(ColdReset): Set CP0 Config0 to reflect the address size supported
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
b8e55848
MS
12007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
2
3 * s390-opc.txt ("efpc", "sfpc"): Set to RRE_RR_OPT instruction type.
4 * s390-opc.c (s390_operands): Add RO_28 as optional gpr.
5 (INSTR_RRE_RR_OPT, MASK_RRE_RR_OPT): New instruction type for efpc
6 and sfpc.
7
af692060
NC
82007-02-16 Nick Clifton <nickc@redhat.com>
9
10 PR binutils/4045
11 * avr-dis.c (comment_start): New variable, contains the prefix to
12 use when printing addresses in comments.
13 (print_insn_avr): Set comment_start to an empty space if there is
14 no symbol table available as the generic address printing code
15 will prefix the numeric value of the address with 0x.
16
ce518a5f
L
172007-02-13 H.J. Lu <hongjiu.lu@intel.com>
18
19 * i386-dis.c: Updated to use an array of MAX_OPERANDS operands
20 in struct dis386.
21
bd2f2e55 222007-02-05 Dave Brolley <brolley@redhat.com>
8c9c183d
DB
23 Richard Sandiford <rsandifo@redhat.com>
24 DJ Delorie <dj@redhat.com>
25 Graydon Hoare <graydon@redhat.com>
26 Frank Ch. Eigler <fche@redhat.com>
27 Ben Elliston <bje@redhat.com>
28
29 * Makefile.am (HFILES): Add mep-desc.h mep-opc.h.
30 (CFILES): Add mep-*.c
31 (ALL_MACHINES): Add mep-*.lo.
32 (CLEANFILES): Add stamp-mep.
33 (CGEN_CPUS): Add mep.
34 (MEP_DEPS): New variable.
35 (mep-*): New targets.
36 * configure.in: Handle bfd_mep_arch.
37 * disassemble.c (ARCH_mep): New macro.
38 (disassembler): Handle bfd_arch_mep.
39 (disassemble_init_for_target): Likewise.
40 * mep-*: New files for Toshiba Media Processor (MeP).
bd2f2e55
DB
41 * Makefile.in: Regenerated.
42 * configure: Regenerated.
43
eb7834a6 442007-02-05 H.J. Lu <hongjiu.lu@intel.com>
65ca155d
L
45
46 * i386-dis.c (OP_J): Undo the last change. Properly handle 64K
47 wrap around within the same segment in 16bit mode.
48
eb7834a6 492007-02-02 H.J. Lu <hongjiu.lu@intel.com>
206717e8
L
50
51 * i386-dis.c (OP_J): Mask to 16bit only if there is a data16
52 prefix.
53
c4f5c3d7
L
542007-02-02 H.J. Lu <hongjiu.lu@intel.com>
55
56 * avr-dis.c (avr_operand): Correct PR number in comment.
57
fc523535 582007-02-02 H.J. Lu <hongjiu.lu@intel.com>
f59a29b9
L
59
60 * disassemble.c (disassembler_usage): Call
61 print_i386_disassembler_options for i386 disassembler.
62
63 * i386-dis.c (print_i386_disassembler_options): New.
64 (print_insn): Support the new addr64 option.
65
64a3a6fc
NC
662007-02-02 Hiroki Kaminaga <kaminaga@sm.sony.co.jp>
67
68 * ppc-dis.c (powerpc_dialect): Handle ppc440.
69 * ppc-dis.c (print_ppc_disassembler_options): Note the -M440 can
70 be used.
71
ba4e851b
AM
722007-02-02 Alan Modra <amodra@bigpond.net.au>
73
74 * ppc-opc.c (insert_bdm): -Many comment.
75 (valid_bo): Add "extract" param. Accept both powerpc and power4
76 BO fields when disassembling with -Many.
77 (insert_bo, extract_bo, insert_boe, extract_boe): Adjust valid_bo call.
78
3bdcfdf4
KH
792007-01-08 Kazu Hirata <kazu@codesourcery.com>
80
81 * m68k-opc.c (m68k_opcodes): Replace cpu32 with
82 cpu32 | fido_a except on tbl instructions.
83
a028a6f5
PB
842007-01-04 Paul Brook <paul@codesourcery.com>
85
86 * arm-dis.c (arm_opcodes): Fix cpsie and cpsid entries.
87
baee4c9e
AS
882007-01-04 Andreas Schwab <schwab@suse.de>
89
90 * m68k-opc.c: Fix encoding of signed bit in the cpu32 tbls insns.
91
62ac925e
JB
922007-01-04 Julian Brown <julian@codesourcery.com>
93
94 * arm-dis.c (neon_opcode): Fix disassembly for vshl, vqshl, vrshl,
95 vqrshl instructions.
96
10a2343e 97For older changes see ChangeLog-2006
252b5132
RH
98\f
99Local Variables:
2f6d2f85
NC
100mode: change-log
101left-margin: 8
102fill-column: 74
252b5132
RH
103version-control: never
104End:
This page took 0.394857 seconds and 4 git commands to generate.