Add tbm flag and TBM instruction pattern.
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
752573b2
JK
12011-01-18 Jan Kratochvil <jan.kratochvil@redhat.com>
2
3 * i386-init.h: Regenerated.
4 * i386-tbl.h: Regenerated
5
2a2a0f38
QN
62011-01-17 Quentin Neill <quentin.neill@amd.com>
7
8 * i386-dis.c (REG_XOP_TBM_01): New.
9 (REG_XOP_TBM_02): New.
10 (reg_table): Add REG_XOP_TBM_01 and REG_XOP_TBM_02 tables.
11 (xop_table): Redirect to REG_XOP_TBM_01 and REG_XOP_TBM_02
12 entries, and add bextr instruction.
13
14 * i386-gen.c (cpu_flag_init): Add CPU_TBM_FLAGS, CpuTBM.
15 (cpu_flags): Add CpuTBM.
16
17 * i386-opc.h (CpuTBM) New.
18 (i386_cpu_flags): Add bit cputbm.
19
20 * i386-opc.tbl: Add bextr, blcfill, blci, blcic, blcmsk,
21 blcs, blsfill, blsic, t1mskc, and tzmsk.
22
90d6ff62
DD
232011-01-12 DJ Delorie <dj@redhat.com>
24
25 * rx-dis.c (print_insn_rx): Support RX_Operand_TwoReg.
26
c95354ed
MX
272011-01-11 Mingjie Xing <mingjie.xing@gmail.com>
28
29 * mips-dis.c (print_insn_args): Adjust the value to print the real
30 offset for "+c" argument.
31
f7465604
NC
322011-01-10 Nick Clifton <nickc@redhat.com>
33
34 * po/da.po: Updated Danish translation.
35
639e30d2
NS
362011-01-05 Nathan Sidwell <nathan@codesourcery.com>
37
38 * arm-dis.c (thumb32_opcodes): BLX must have bit zero clear.
39
f12dc422
L
402011-01-04 H.J. Lu <hongjiu.lu@intel.com>
41
42 * i386-dis.c (REG_VEX_38F3): New.
43 (PREFIX_0FBC): Likewise.
44 (PREFIX_VEX_38F2): Likewise.
45 (PREFIX_VEX_38F3_REG_1): Likewise.
46 (PREFIX_VEX_38F3_REG_2): Likewise.
47 (PREFIX_VEX_38F3_REG_3): Likewise.
48 (PREFIX_VEX_38F7): Likewise.
49 (VEX_LEN_38F2_P_0): Likewise.
50 (VEX_LEN_38F3_R_1_P_0): Likewise.
51 (VEX_LEN_38F3_R_2_P_0): Likewise.
52 (VEX_LEN_38F3_R_3_P_0): Likewise.
53 (VEX_LEN_38F7_P_0): Likewise.
54 (dis386_twobyte): Use PREFIX_0FBC.
55 (reg_table): Add REG_VEX_38F3.
56 (prefix_table): Add PREFIX_0FBC, PREFIX_VEX_38F2,
57 PREFIX_VEX_38F3_REG_1, PREFIX_VEX_38F3_REG_2,
58 PREFIX_VEX_38F3_REG_3 and PREFIX_VEX_38F7.
59 (vex_table): Use PREFIX_VEX_38F2, REG_VEX_38F3 and
60 PREFIX_VEX_38F7.
61 (vex_len_table): Add VEX_LEN_38F2_P_0, VEX_LEN_38F3_R_1_P_0,
62 VEX_LEN_38F3_R_2_P_0, VEX_LEN_38F3_R_3_P_0 and
63 VEX_LEN_38F7_P_0.
64
65 * i386-gen.c (cpu_flag_init): Add CPU_BMI_FLAGS.
66 (cpu_flags): Add CpuBMI.
67
68 * i386-opc.h (CpuBMI): New.
69 (i386_cpu_flags): Add cpubmi.
70
71 * i386-opc.tbl: Add andn, bextr, blsi, blsmsk, blsr and tzcnt.
72 * i386-init.h: Regenerated.
73 * i386-tbl.h: Likewise.
74
cb21baef
L
752011-01-04 H.J. Lu <hongjiu.lu@intel.com>
76
77 * i386-dis.c (VexGdq): New.
78 (OP_VEX): Handle dq_mode.
79
0db46eb4
L
802011-01-01 H.J. Lu <hongjiu.lu@intel.com>
81
82 * i386-gen.c (process_copyright): Update copyright to 2011.
83
9e9e0820 84For older changes see ChangeLog-2010
252b5132
RH
85\f
86Local Variables:
2f6d2f85
NC
87mode: change-log
88left-margin: 8
89fill-column: 74
252b5132
RH
90version-control: never
91End:
This page took 0.528403 seconds and 4 git commands to generate.