Add support for MIPS R6 evp and dvp instructions.
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
21e20815
AB
12015-03-13 Andrew Bennett <andrew.bennett@imgtec.com>
2
3 * mips-opc.c (mips_builtin_opcodes): Add evp and dvp instructions.
4
6b1d7593
AK
52015-03-10 Andreas Krebbel <krebbel@linux.vnet.ibm.com>
6
7 * s390-opc.c: Add new IBM z13 instructions.
8 * s390-opc.txt: Likewise.
9
c8f89a34
JW
102015-03-10 Renlin Li <renlin.li@arm.com>
11
12 * aarch64-tbl.h (aarch64_opcode_table): Remove strub, ldurb, ldursb,
13 stur, ldur, sturh, ldurh, ldursh, ldursw, prfum F_HAS_ALIAS flag and
14 related alias.
15 * aarch64-asm-2.c: Regenerate.
16 * aarch64-dis-2.c: Likewise.
17 * aarch64-opc-2.c: Likewise.
18
d8282f0e
JW
192015-03-03 Jiong Wang <jiong.wang@arm.com>
20
21 * arm-dis.c (arm_symbol_is_valid): Skip ARM private symbols.
22
ac994365
OE
232015-02-25 Oleg Endo <olegendo@gcc.gnu.org>
24
25 * sh-opc.h (clrs, sets): Mark as arch_sh3_nommu_up instead of
26 arch_sh_up.
27 (pref): Mark as arch_sh2a_nofpu_or_sh3_nommu_up instead of
28 arch_sh2a_nofpu_or_sh4_nommu_nofpu_up.
29
fd63f640
V
302015-02-23 Vinay <Vinay.G@kpit.com>
31
32 * rl78-decode.opc (MOV): Added space between two operands for
33 'mov' instruction in index addressing mode.
34 * rl78-decode.c: Regenerate.
35
f63c1776
PA
362015-02-19 Pedro Alves <palves@redhat.com>
37
38 * microblaze-dis.h [__cplusplus]: Wrap in extern "C".
39
07774fcc
PA
402015-02-10 Pedro Alves <palves@redhat.com>
41 Tom Tromey <tromey@redhat.com>
42
43 * microblaze-opcm.h (or, and, xor): Rename to microblaze_or,
44 microblaze_and, microblaze_xor.
45 * microblaze-opc.h (opcodes): Adjust.
46
3f8107ab
AM
472015-01-28 James Bowman <james.bowman@ftdichip.com>
48
49 * Makefile.am: Add FT32 files.
50 * configure.ac: Handle FT32.
51 * disassemble.c (disassembler): Call print_insn_ft32.
52 * ft32-dis.c: New file.
53 * ft32-opc.c: New file.
54 * Makefile.in: Regenerate.
55 * configure: Regenerate.
56 * po/POTFILES.in: Regenerate.
57
e5fe4957
KLC
582015-01-28 Kuan-Lin Chen <kuanlinchentw@gmail.com>
59
60 * nds32-asm.c (keyword_sr): Add new system registers.
61
1e2e8c52
AK
622015-01-16 Andreas Krebbel <krebbel@linux.vnet.ibm.com>
63
64 * s390-dis.c (s390_extract_operand): Support vector register
65 operands.
66 (s390_print_insn_with_opcode): Support new operands types and add
67 new handling of optional operands.
68 * s390-mkopc.c (s390_opcode_mode_val, s390_opcode_cpu_val): Remove
69 and include opcode/s390.h instead.
70 (struct op_struct): New field `flags'.
71 (insertOpcode, insertExpandedMnemonic): New parameter `flags'.
72 (dumpTable): Dump flags.
73 (main): Parse flags from the s390-opc.txt file. Add z13 as cpu
74 string.
75 * s390-opc.c: Add new operands types, instruction formats, and
76 instruction masks.
77 (s390_opformats): Add new formats for .insn.
78 * s390-opc.txt: Add new instructions.
79
b90efa5b 802015-01-01 Alan Modra <amodra@gmail.com>
bffb6004 81
b90efa5b 82 Update year range in copyright notice of all files.
bffb6004 83
b90efa5b 84For older changes see ChangeLog-2014
252b5132 85\f
b90efa5b 86Copyright (C) 2015 Free Software Foundation, Inc.
752937aa
NC
87
88Copying and distribution of this file, with or without modification,
89are permitted in any medium without royalty provided the copyright
90notice and this notice are preserved.
91
252b5132 92Local Variables:
2f6d2f85
NC
93mode: change-log
94left-margin: 8
95fill-column: 74
252b5132
RH
96version-control: never
97End:
This page took 0.731556 seconds and 4 git commands to generate.