2007-06-28 H.J. Lu <hongjiu.lu@intel.com>
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
40b8e679
L
12007-06-28 H.J. Lu <hongjiu.lu@intel.com>
2
3 * Makefile.am (HFILES): Add i386-opc.h and i386-tbl.h.
4 (CFILES): Add i386-gen.c.
5 (i386-gen): New rule.
6 (i386-gen.o): Likewise.
7 (i386-tbl.h): Likewise.
8 Run "make dep-am".
9 * Makefile.in: Regenerated.
10
11 * i386-gen.c: New file.
12 * i386-opc.tbl: Likewise.
13 * i386-reg.tbl: Likewise.
14 * i386-tbl.h: Likewise.
15
16 * i386-opc.c: Include "i386-tbl.h".
17 (i386_optab): Removed.
18 (i386_regtab): Likewise.
19 (i386_regtab_size): Likewise.
20
cd2cf30b
PB
212007-06-26 Paul Brook <paul@codesourcery.com>
22
23 * arm-dis.c (coprocessor_opcodes): Add fmxr/fmrx mvfr0/mvfr1.
24
5f15756d
L
252007-06-25 H.J. Lu <hongjiu.lu@intel.com>
26
27 * i386-opc.h (regKludge): Renamed to ...
28 (RegKludge): This.
29
30 * i386-opc.c (i386_optab): Replace regKludge with RegKludge.
31
09a2c6cf
L
322007-06-23 H.J. Lu <hongjiu.lu@intel.com>
33
34 PR binutils/4667
35 * i386-dis.c (EX): Removed.
36 (EMd): New.
37 (EMq): Likewise.
38 (EXd): Likewise.
39 (EXq): Likewise.
40 (EXx): Likewise.
41 (PREGRP93...PREGRP97): Likewise.
42 (dis386_twobyte): Updated.
43 (prefix_user_table): Updated. Add PREGRP93...PREGRP97.
44 (OP_EX): Remove Intel syntax handling.
45
ddefa7f5
KH
462007-06-18 Nathan Sidwell <nathan@codesourcery.com>
47
48 * m68k-opc.c (m68k_opcodes): Add wdebugl variants.
49
79887925
L
502007-06-14 H.J. Lu <hongjiu.lu@intel.com>
51
52 * Makefile.am (ACLOCAL_AMFLAGS): Add -I ../config -I ../bfd.
53
54 * acinclude.m4: Removed.
55
56 * Makefile.in: Regenerated.
57 * doc/Makefile.in: Likewise.
58 * aclocal.m4: Likewise.
59 * configure: Likewise.
60
79d49516
PB
612007-06-05 Paul Brook <paul@codesourcery.com>
62
63 * arm-dis.c (thumb32_opcodes): Display writeback ldrd/strd addresses.
64
37ad9514
SE
652007-05-24 Steve Ellcey <sje@cup.hp.com>
66
67 * Makefile.in: Regnerate.
68 * configure: Regenerate.
69 * aclocal.m4: Regenerate.
70
65b650b4
AM
712007-05-18 Alan Modra <amodra@bigpond.net.au>
72
73 * ppc-dis.c (print_insn_powerpc): Don't skip all operands
74 after setting skip_optional.
75
ea192fa3
PB
762007-05-16 Peter Bergner <bergner@vnet.ibm.com>
77
78 * ppc-dis.c (operand_value_powerpc, skip_optional_operands): New.
79 (print_insn_powerpc): Use the new operand_value_powerpc and
80 skip_optional_operands functions to omit or print all optional
81 operands as a group.
82 * ppc-opc.c (BFF, W, XFL_L, XWRA_MASK): New.
83 (XFL_MASK): Delete L and W bits from the mask.
84 (mtfsfi, mtfsfi.): Replace use of BF with BFF. Relpace use of XRA_MASK
85 with XWRA_MASK. Use W.
86 (mtfsf, mtfsf.): Use XFL_L and W.
87
9beff690
L
882007-05-14 H.J. Lu <hongjiu.lu@intel.com>
89
90 PR binutils/4502
91 * i386-dis.c (Suffix3DNow): Replace "pfmulhrw" with "pmulhrw".
92
4d67a4d3
L
932007-05-10 H.J. Lu <hongjiu.lu@intel.com>
94
95 * i386-opc.h (ShortForm): Redefined.
96 (Jump): Likewise.
97 (JumpDword): Likewise.
98 (JumpByte): Likewise.
99 (JumpInterSegment): Likewise.
100 (FloatMF): Likewise.
101 (FloatR): Likewise.
102 (FloatD): Likewise.
103 (Size16): Likewise.
104 (Size32): Likewise.
105 (Size64): Likewise.
106 (IgnoreSize): Likewise.
107 (DefaultSize): Likewise.
108 (No_bSuf): Likewise.
109 (No_wSuf): Likewise.
110 (No_lSuf): Likewise.
111 (No_sSuf): Likewise.
112 (No_qSuf): Likewise.
113 (No_xSuf): Likewise.
114 (FWait): Likewise.
115 (IsString): Likewise.
116 (regKludge): Likewise.
117 (IsPrefix): Likewise.
118 (ImmExt): Likewise.
119 (NoRex64): Likewise.
120 (Rex64): Likewise.
121 (Ugh): Likewise.
122
8de28984
L
1232007-05-07 H.J. Lu <hongjiu.lu@intel.com>
124
125 * i386-dis.c (threebyte_0x38_uses_DATA_prefix): Correct entries
126 for some SSE4 instructions.
127 (threebyte_0x3a_uses_DATA_prefix): Likewise.
128
20592a94
L
1292007-05-03 H.J. Lu <hongjiu.lu@intel.com>
130
131 * i386-dis.c (CRC32_Fixup): Don't print suffix in Intel mode.
132
133 * i386-opc.c (i386_optab): Remove IgnoreSize and correct operand
134 type for crc32.
135
9344ff29
L
1362007-05-01 H.J. Lu <hongjiu.lu@intel.com>
137
138 * i386-dis.c (CRC32_Fixup): Properly handle Intel mode and
139 check data size prefix in 16bit mode.
140
141 * i386-opc.c (i386_optab): Default crc32 to non-8bit and
142 support Intel mode.
143
53289dcd 1442007-04-30 Mark Salter <msalter@redhat.com>
65b650b4 145
53289dcd
MS
146 * frv-desc.c: Regenerate.
147 * frv-desc.h: Regenerate.
65b650b4 148
eb42fac1
AM
1492007-04-30 Alan Modra <amodra@bigpond.net.au>
150
151 PR 4436
152 * ppc-opc.c (powerpc_operands): Correct bitm for second entry of MBE.
153
484c222e
L
1542007-04-27 H.J. Lu <hongjiu.lu@intel.com>
155
156 * i386-dis.c (modrm): Put reg before rm.
157
5d669648
L
1582007-04-26 H.J. Lu <hongjiu.lu@intel.com>
159
160 PR binutils/4430
161 * i386-dis.c (print_displacement): New.
162 (OP_E): Call print_displacement instead of print_operand_value
163 to output displacement when either base or index exist. Print
164 the explicit zero displacement in 16bit mode.
165
185b1163
L
1662007-04-26 H.J. Lu <hongjiu.lu@intel.com>
167
168 PR binutils/4429
169 * i386-dis.c (print_insn): Also swap the order of op_riprel
170 when swapping op_index. Break when the RIP relative address
171 is printed.
172 (OP_E): Properly handle RIP relative addressing and print the
173 explicit zero displacement for Intel mode.
174
eddc20ad
AM
1752007-04-27 Alan Modra <amodra@bigpond.net.au>
176
177 * Makefile.am: Run "make dep-am".
178 * Makefile.in: Regenerate.
179 * ns32k-dis.c: Include sysdep.h first.
180
dacc8b01
MS
1812007-04-24 Andreas Krebbel <krebbel1@de.ibm.com>
182
183 * opcodes/s390-opc.c (MASK_SSF_RRDRD): Fourth nybble belongs to the
184 opcode.
eddc20ad
AM
185 * opcodes/s390-opc.txt (pfpo, ectg, csst): Add new z9-ec instructions.
186
fbb92301
NC
1872007-04-24 Nick Clifton <nickc@redhat.com>
188
189 * arm-dis.c (print_insn): Initialise type.
190
4c273957
AM
1912007-04-24 Alan Modra <amodra@bigpond.net.au>
192
193 * cgen-types.h: Include bfd_stdint.h, not stdint.h.
194 * Makefile.am: Run "make dep-am".
195 * Makefile.in: Regenerate.
196
9a2e615a
NS
1972007-04-23 Nathan Sidwell <nathan@codesourcery.com>
198
199 * m68k-opc.c: Mark mcfisa_c instructions.
200
37b37b2d
RE
2012007-04-21 Richard Earnshaw <rearnsha@arm.com>
202
203 * arm-dis.c (arm_opcodes): Disassemble to unified syntax.
204 (thumb_opcodes): Add missing white space in adr.
65b650b4 205 (arm_decode_shift): New parameter, print_shift. Only decode the
37b37b2d
RE
206 shift parameter if set. Adjust callers.
207 (print_insn_arm): Support for operand type q with no shift decode.
208
717bbdf1
AM
2092007-04-21 Alan Modra <amodra@bigpond.net.au>
210
db557034
AM
211 * i386-opc.c (i386_float_regtab, i386_float_regtab_size): Delete.
212 Move contents to..
213 (i386_regtab): ..here.
214 * i386-opc.h (i386_float_regtab, i386_float_regtab_size): Delete.
215
717bbdf1
AM
216 * ppc-opc.c (powerpc_operands): Delete duplicate entries.
217 (BA_MASK, FXM_MASK, STRM_MASK, VA_MASK, VB_MASK, VC_MASK): Delete.
218 (VD_MASK, WS_MASK, MTMSRD_L, XRT_L): Delete.
219 (powerpc_opcodes): Replace uses of MTMSRD_L and XRT_L.
220
78336706
NS
2212007-04-20 Nathan Sidwell <nathan@codesourcery.com>
222
223 * m68k-dis.c (print_insn_arg): Show c04 as rambar0 and c05 as
224 rambar1.
225
b84bf58a
AM
2262007-04-20 Alan Modra <amodra@bigpond.net.au>
227
228 * ppc-dis.c (print_insn_powerpc): Adjust for struct powerpc_operand
229 change.
230 * ppc-opc.c (powerpc_operands): Replace bit count with bit mask
231 in all entries. Add PPC_OPERAND_SIGNED to DE entry. Remove
232 references to following deleted functions.
233 (insert_bd, extract_bd, insert_dq, extract_dq): Delete.
234 (insert_ds, extract_ds, insert_de, extract_de): Delete.
235 (insert_des, extract_des, insert_li, extract_li): Delete.
236 (insert_nb, insert_rsq, insert_rtq, insert_ev2, extract_ev2): Delete.
237 (insert_ev4, extract_ev4, insert_ev8, extract_ev8): Delete.
238 (num_powerpc_operands): New constant.
239 (XSPRG_MASK): Remove entire SPRG field.
240 (powerpc_opcodes <bcctre, bcctrel>): Use XLBB_MASK not XLYBB_MASK.
241
0bbdef92
AM
2422007-04-20 Alan Modra <amodra@bigpond.net.au>
243
244 * ppc-opc.c (DCM, DGM, TE, RMC, R, SP, S): Correct shift.
245 (Z2_MASK): Define.
246 (powerpc_opcodes): Use Z2_MASK in all insns taking RMC operand.
247
86ad2a13
RE
2482007-04-20 Richard Earnshaw <rearnsha@arm.com>
249
250 * arm-dis.c (print_insn): Only look for a mapping symbol in the section
251 being disassembled.
252
a33e055d
AM
2532007-04-19 Alan Modra <amodra@bigpond.net.au>
254
255 * Makefile.am: Run "make dep-am".
256 * Makefile.in: Regenerate.
257 * po/POTFILES.in: Regenerate.
258
360b1600
AM
2592007-04-19 Alan Modra <amodra@bigpond.net.au>
260
261 * ppc-opc.c (powerpc_opcodes): Add cctpl, cctpm, cctph, db8cyc,
262 db10cyc, db12cyc, db16cyc.
263
b20ae55e
AM
2642007-04-19 Nathan Froyd <froydnj@codesourcery.com>
265
266 * ppc-opc.c (powerpc_opcodes): Recognize three-operand tlbsxe.
267
381d071f
L
2682007-04-18 H.J. Lu <hongjiu.lu@intel.com>
269
270 * i386-dis.c (CRC32_Fixup): New.
271 (PREGRP85, PREGRP86, PREGRP87, PREGRP88, PREGRP89, PREGRP90,
272 PREGRP91): New.
273 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.2.
274 (threebyte_0x3a_uses_DATA_prefix): Likewise.
275 (prefix_user_table): Add PREGRP85, PREGRP86, PREGRP87,
276 PREGRP88, PREGRP89, PREGRP90 and PREGRP91.
277 (three_byte_table): Likewise.
278
279 * i386-opc.c (i386_optab): Add SSE4.2 opcodes.
280
f6fdceb7 281 * i386-opc.h (CpuSSE4_2): New.
381d071f
L
282 (CpuSSE4): Likewise.
283 (CpuUnknownFlags): Add CpuSSE4_2.
284
42903f7f
L
2852007-04-18 H.J. Lu <hongjiu.lu@intel.com>
286
287 * i386-dis.c (XMM_Fixup): New.
288 (Edqb): New.
289 (Edqd): New.
290 (XMM0): New.
291 (dqb_mode): New.
292 (dqd_mode): New.
293 (PREGRP39 ... PREGRP85): New.
294 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.
295 (threebyte_0x3a_uses_DATA_prefix): Likewise.
296 (prefix_user_table): Add PREGRP39 ... PREGRP85.
297 (three_byte_table): Likewise.
298 (putop): Handle 'K'.
299 (intel_operand_size): Handle dqb_mode, dqd_mode):
300 (OP_E): Likewise.
301 (OP_G): Likewise.
302
303 * i386-opc.c (i386_optab): Add SSE4.1 opcodes.
304
305 * i386-opc.h (CpuSSE4_1): New.
306 (CpuUnknownFlags): Add CpuSSE4_1.
307 (regKludge): Update comment.
308
ee5c21a0
DJ
3092007-04-18 Matthias Klose <doko@ubuntu.com>
310
311 * Makefile.am (libopcodes_la_LDFLAGS): Use bfd soversion.
312 * Makefile.in: Regenerate.
313
b7d19ba6
SE
3142007-04-14 Steve Ellcey <sje@cup.hp.com>
315
316 * Makefile.am: Add ACLOCAL_AMFLAGS.
317 * Makefile.in: Regenerate.
318
246c51aa
L
3192007-04-13 H.J. Lu <hongjiu.lu@intel.com>
320
321 * i386-dis.c: Remove trailing white spaces.
6e26e51a
L
322 * i386-opc.c: Likewise.
323 * i386-opc.h: Likewise.
246c51aa 324
7967e09e
L
3252007-04-11 H.J. Lu <hongjiu.lu@intel.com>
326
327 PR binutils/4333
328 * i386-dis.c (GRP1a): New.
329 (GRP1b ... GRPPADLCK2): Update index.
330 (dis386): Use GRP1a for entry 0x8f.
331 (mod, rm, reg): Removed. Replaced by ...
332 (modrm): This.
333 (grps): Add GRP1a.
334
56dc1f8a
KH
3352007-04-09 Kazu Hirata <kazu@codesourcery.com>
336
337 * m68k-dis.c (print_insn_m68k): Restore info->fprintf_func and
338 info->print_address_func if longjmp is called.
339
144f4bc6
DD
3402007-03-29 DJ Delorie <dj@redhat.com>
341
342 * m32c-desc.c: Regenerate.
343 * m32c-dis.c: Regenerate.
344 * m32c-opc.c: Regenerate.
345
e72cf3ec
L
3462007-03-28 H.J. Lu <hongjiu.lu@intel.com>
347
348 * i386-opc.c (i386_optab): Change InvMem to RegMem for mov and
349 movq. Remove InvMem from sldt, smsw and str.
350
351 * i386-opc.h (InvMem): Renamed to ...
352 (RegMem): Update comments.
353 (AnyMem): Remove InvMem.
354
831480e9 3552007-03-27 Paul Brook <paul@codesourcery.com>
b74ed8f5 356
b74ed8f5
PB
357 * arm-dis.c (thumb_opcodes): Add entry for undefined insns (0xbe??).
358
4146fd53
PB
3592007-03-24 Paul Brook <paul@codesourcery.com>
360
361 * arm-dis.c (coprocessor_opcodes): Remove superfluous 0x.
362 (print_insn_coprocessor): Handle %<bitfield>x.
363
b6702015 3642007-03-24 Paul Brook <paul@codesourcery.com>
e72cf3ec 365 Mark Shinwell <shinwell@codesourcery.com>
b6702015
PB
366
367 * arm-dis.c (arm_opcodes): Print SRS base register.
368
831480e9 3692007-03-23 H.J. Lu <hongjiu.lu@intel.com>
0003779b
L
370
371 * i386-dis.c (prefix_name): Replace rex64XYZ with rex.WRXB.
372
373 * i386-opc.c (i386_optab): Add rex.wrxb.
374
831480e9 3752007-03-21 H.J. Lu <hongjiu.lu@intel.com>
161a04f6
L
376
377 * i386-dis.c (REX_MODE64): Remove definition.
378 (REX_EXTX): Likewise.
379 (REX_EXTY): Likewise.
380 (REX_EXTZ): Likewise.
381 (USED_REX): Use REX_OPCODE instead of 0x40.
382 Replace REX_MODE64, REX_EXTX, REX_EXTY and REX_EXTZ with REX_W,
383 REX_R, REX_X and REX_B respectively.
384
831480e9 3852007-03-21 H.J. Lu <hongjiu.lu@intel.com>
8b38ad71
L
386
387 PR binutils/4218
388 * i386-dis.c (PREGRP38): New.
389 (dis386): Use PREGRP38 for 0x90.
390 (prefix_user_table): Add PREGRP38.
391 (print_insn): Set uses_REPZ_prefix to 1 for pause.
392 (NOP_Fixup1): Properly handle REX bits.
393 (NOP_Fixup2): Likewise.
394
395 * i386-opc.c (i386_optab): Allow %eax with xchg in 64bit.
396 Allow register with nop.
397
75b06e7b
DD
3982007-03-20 DJ Delorie <dj@redhat.com>
399
400 * m32c-asm.c: Regenerate.
401 * m32c-desc.c: Regenerate.
402 * m32c-desc.h: Regenerate.
403 * m32c-dis.h: Regenerate.
404 * m32c-ibld.c: Regenerate.
405 * m32c-opc.c: Regenerate.
406 * m32c-opc.h: Regenerate.
407
c3fe08fa
L
4082007-03-15 H.J. Lu <hongjiu.lu@intel.com>
409
410 * i386-opc.c: Include "libiberty.h".
411 (i386_regtab): Remove the last entry.
412 (i386_regtab_size): New.
413 (i386_float_regtab_size): Likewise.
414
415 * i386-opc.h (i386_regtab_size): New.
416 (i386_float_regtab_size): Likewise.
417
0b1cf022
L
4182007-03-15 H.J. Lu <hongjiu.lu@intel.com>
419
420 * Makefile.am (CFILES): Add i386-opc.c.
421 (ALL_MACHINES): Add i386-opc.lo.
422 Run "make dep-am".
423 * Makefile.in: Regenerated.
424
425 * configure.in: Add i386-opc.lo for bfd_i386_arch.
426 * configure: Regenerated.
427
428 * i386-dis.c: Include "opcode/i386.h".
429 (MAXLEN): Renamed to MAX_MNEM_SIZE. Remove definition.
430 (FWAIT_OPCODE): Remove definition.
431 (UNIXWARE_COMPAT): Renamed to SYSV386_COMPAT. Remove definition.
432 (MAX_OPERANDS): Remove definition.
433
434 * i386-opc.c: New file.
435 * i386-opc.h: Likewise.
436
56eced12
L
4372007-03-15 H.J. Lu <hongjiu.lu@intel.com>
438
439 * Makefile.in: Regenerated.
440
6f74c397
L
4412007-03-09 H.J. Lu <hongjiu.lu@intel.com>
442
443 * i386-dis.c (OP_Rd): Renamed to ...
444 (OP_R): This.
445 (Rd): Updated.
446 (Rm): Likewise.
447
a6d04ec4
AM
4482007-03-08 Alan Modra <amodra@bigpond.net.au>
449
1620f33d
AM
450 * fr30-asm.c: Regenerate.
451 * frv-asm.c: Regenerate.
452 * ip2k-asm.c: Regenerate.
453 * iq2000-asm.c: Regenerate.
454 * m32c-asm.c: Regenerate.
455 * m32r-asm.c: Regenerate.
456 * m32r-dis.c: Regenerate.
457 * mt-asm.c: Regenerate.
458 * mt-ibld.c: Regenerate.
459 * mt-opc.c: Regenerate.
460 * openrisc-asm.c: Regenerate.
461 * xc16x-asm.c: Regenerate.
462 * xstormy16-asm.c: Regenerate.
463
a6d04ec4
AM
464 * Makefile.am: Run "make dep-am".
465 * Makefile.in: Regenerate.
466 * po/POTFILES.in: Regenerate.
467
b5639b37
MS
4682007-03-06 Andreas Krebbel <krebbel1@de.ibm.com>
469
470 * opcodes/s390-opc.c (INSTR_RRE_FR, INSTR_RRF_F0FF2, INSTR_RRF_F0FR,
471 INSTR_RRF_UUFF, INSTR_RRF_0UFF, INSTR_RRF_FFFU, INSTR_RRR_F0FF): New
472 instruction formats added.
473 (MASK_RRE_FR, MASK_RRF_F0FF2, MASK_RRF_F0FR, MASK_RRF_UUFF,
474 MASK_RRF_0UFF, MASK_RRF_FFFU, MASK_RRR_F0FF): New instruction format
475 masks added.
476 * opcodes/s390-opc.txt (lpdfr - tgxt): Decimal floating point
477 instructions added.
478 * opcodes/s390-mkopc.c (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
479 (main): z9-ec cpu type option added.
480 * include/opcode/s390.h (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
481
b2e818b7
DD
4822007-02-22 DJ Delorie <dj@redhat.com>
483
484 * s390-opc.c (INSTR_SS_L2RDRD): New.
485 (MASK_SS_L2RDRD): New.
486 * s390-opc.txt (pka): Use it.
487
8b082fb1
TS
4882007-02-20 Thiemo Seufer <ths@mips.com>
489 Chao-Ying Fu <fu@mips.com>
490
491 * mips-dis.c (mips_arch_choices): Add DSP R2 support.
492 (print_insn_args): Add support for balign instruction.
493 * mips-opc.c (D33): New shortcut for DSP R2 instructions.
494 (mips_builtin_opcodes): Add DSP R2 instructions.
495
929e4d1a
MS
4962007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
497
498 * s390-opc.c (INSTR_RRF_U0FR, MASK_RRF_U0FR): Removed.
499 (INSTR_RRF_U0RF, MASK_RRF_U0RF): Added.
500 * s390-opc.txt (cfxbr, cfdbr, cfebr, cgebr, cgdbr, cgxbr, cger, cgdr,
501 cgxr, cfxr, cfdr, cfer): Instruction type set to INSTR_RRF_U0RF.
502
b8e55848
MS
5032007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
504
505 * s390-opc.txt ("efpc", "sfpc"): Set to RRE_RR_OPT instruction type.
506 * s390-opc.c (s390_operands): Add RO_28 as optional gpr.
507 (INSTR_RRE_RR_OPT, MASK_RRE_RR_OPT): New instruction type for efpc
508 and sfpc.
509
af692060
NC
5102007-02-16 Nick Clifton <nickc@redhat.com>
511
512 PR binutils/4045
513 * avr-dis.c (comment_start): New variable, contains the prefix to
514 use when printing addresses in comments.
515 (print_insn_avr): Set comment_start to an empty space if there is
516 no symbol table available as the generic address printing code
517 will prefix the numeric value of the address with 0x.
518
ce518a5f
L
5192007-02-13 H.J. Lu <hongjiu.lu@intel.com>
520
521 * i386-dis.c: Updated to use an array of MAX_OPERANDS operands
522 in struct dis386.
523
bd2f2e55 5242007-02-05 Dave Brolley <brolley@redhat.com>
8c9c183d
DB
525 Richard Sandiford <rsandifo@redhat.com>
526 DJ Delorie <dj@redhat.com>
527 Graydon Hoare <graydon@redhat.com>
528 Frank Ch. Eigler <fche@redhat.com>
529 Ben Elliston <bje@redhat.com>
530
531 * Makefile.am (HFILES): Add mep-desc.h mep-opc.h.
532 (CFILES): Add mep-*.c
533 (ALL_MACHINES): Add mep-*.lo.
534 (CLEANFILES): Add stamp-mep.
535 (CGEN_CPUS): Add mep.
536 (MEP_DEPS): New variable.
537 (mep-*): New targets.
538 * configure.in: Handle bfd_mep_arch.
539 * disassemble.c (ARCH_mep): New macro.
540 (disassembler): Handle bfd_arch_mep.
541 (disassemble_init_for_target): Likewise.
542 * mep-*: New files for Toshiba Media Processor (MeP).
bd2f2e55
DB
543 * Makefile.in: Regenerated.
544 * configure: Regenerated.
545
eb7834a6 5462007-02-05 H.J. Lu <hongjiu.lu@intel.com>
65ca155d
L
547
548 * i386-dis.c (OP_J): Undo the last change. Properly handle 64K
549 wrap around within the same segment in 16bit mode.
550
eb7834a6 5512007-02-02 H.J. Lu <hongjiu.lu@intel.com>
206717e8
L
552
553 * i386-dis.c (OP_J): Mask to 16bit only if there is a data16
554 prefix.
555
c4f5c3d7
L
5562007-02-02 H.J. Lu <hongjiu.lu@intel.com>
557
558 * avr-dis.c (avr_operand): Correct PR number in comment.
559
fc523535 5602007-02-02 H.J. Lu <hongjiu.lu@intel.com>
f59a29b9
L
561
562 * disassemble.c (disassembler_usage): Call
563 print_i386_disassembler_options for i386 disassembler.
564
565 * i386-dis.c (print_i386_disassembler_options): New.
566 (print_insn): Support the new addr64 option.
567
64a3a6fc
NC
5682007-02-02 Hiroki Kaminaga <kaminaga@sm.sony.co.jp>
569
570 * ppc-dis.c (powerpc_dialect): Handle ppc440.
571 * ppc-dis.c (print_ppc_disassembler_options): Note the -M440 can
572 be used.
573
ba4e851b
AM
5742007-02-02 Alan Modra <amodra@bigpond.net.au>
575
576 * ppc-opc.c (insert_bdm): -Many comment.
577 (valid_bo): Add "extract" param. Accept both powerpc and power4
578 BO fields when disassembling with -Many.
579 (insert_bo, extract_bo, insert_boe, extract_boe): Adjust valid_bo call.
580
3bdcfdf4
KH
5812007-01-08 Kazu Hirata <kazu@codesourcery.com>
582
583 * m68k-opc.c (m68k_opcodes): Replace cpu32 with
584 cpu32 | fido_a except on tbl instructions.
585
a028a6f5
PB
5862007-01-04 Paul Brook <paul@codesourcery.com>
587
588 * arm-dis.c (arm_opcodes): Fix cpsie and cpsid entries.
589
baee4c9e
AS
5902007-01-04 Andreas Schwab <schwab@suse.de>
591
592 * m68k-opc.c: Fix encoding of signed bit in the cpu32 tbls insns.
593
62ac925e
JB
5942007-01-04 Julian Brown <julian@codesourcery.com>
595
596 * arm-dis.c (neon_opcode): Fix disassembly for vshl, vqshl, vrshl,
597 vqrshl instructions.
598
10a2343e 599For older changes see ChangeLog-2006
252b5132
RH
600\f
601Local Variables:
2f6d2f85
NC
602mode: change-log
603left-margin: 8
604fill-column: 74
252b5132
RH
605version-control: never
606End:
This page took 0.54321 seconds and 4 git commands to generate.