2007-03-05 H.J. Lu <hongjiu.lu@intel.com>
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
b2e818b7
DD
12007-02-22 DJ Delorie <dj@redhat.com>
2
3 * s390-opc.c (INSTR_SS_L2RDRD): New.
4 (MASK_SS_L2RDRD): New.
5 * s390-opc.txt (pka): Use it.
6
8b082fb1
TS
72007-02-20 Thiemo Seufer <ths@mips.com>
8 Chao-Ying Fu <fu@mips.com>
9
10 * mips-dis.c (mips_arch_choices): Add DSP R2 support.
11 (print_insn_args): Add support for balign instruction.
12 * mips-opc.c (D33): New shortcut for DSP R2 instructions.
13 (mips_builtin_opcodes): Add DSP R2 instructions.
14
929e4d1a
MS
152007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
16
17 * s390-opc.c (INSTR_RRF_U0FR, MASK_RRF_U0FR): Removed.
18 (INSTR_RRF_U0RF, MASK_RRF_U0RF): Added.
19 * s390-opc.txt (cfxbr, cfdbr, cfebr, cgebr, cgdbr, cgxbr, cger, cgdr,
20 cgxr, cfxr, cfdr, cfer): Instruction type set to INSTR_RRF_U0RF.
21
b8e55848
MS
222007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
23
24 * s390-opc.txt ("efpc", "sfpc"): Set to RRE_RR_OPT instruction type.
25 * s390-opc.c (s390_operands): Add RO_28 as optional gpr.
26 (INSTR_RRE_RR_OPT, MASK_RRE_RR_OPT): New instruction type for efpc
27 and sfpc.
28
af692060
NC
292007-02-16 Nick Clifton <nickc@redhat.com>
30
31 PR binutils/4045
32 * avr-dis.c (comment_start): New variable, contains the prefix to
33 use when printing addresses in comments.
34 (print_insn_avr): Set comment_start to an empty space if there is
35 no symbol table available as the generic address printing code
36 will prefix the numeric value of the address with 0x.
37
ce518a5f
L
382007-02-13 H.J. Lu <hongjiu.lu@intel.com>
39
40 * i386-dis.c: Updated to use an array of MAX_OPERANDS operands
41 in struct dis386.
42
bd2f2e55 432007-02-05 Dave Brolley <brolley@redhat.com>
8c9c183d
DB
44 Richard Sandiford <rsandifo@redhat.com>
45 DJ Delorie <dj@redhat.com>
46 Graydon Hoare <graydon@redhat.com>
47 Frank Ch. Eigler <fche@redhat.com>
48 Ben Elliston <bje@redhat.com>
49
50 * Makefile.am (HFILES): Add mep-desc.h mep-opc.h.
51 (CFILES): Add mep-*.c
52 (ALL_MACHINES): Add mep-*.lo.
53 (CLEANFILES): Add stamp-mep.
54 (CGEN_CPUS): Add mep.
55 (MEP_DEPS): New variable.
56 (mep-*): New targets.
57 * configure.in: Handle bfd_mep_arch.
58 * disassemble.c (ARCH_mep): New macro.
59 (disassembler): Handle bfd_arch_mep.
60 (disassemble_init_for_target): Likewise.
61 * mep-*: New files for Toshiba Media Processor (MeP).
bd2f2e55
DB
62 * Makefile.in: Regenerated.
63 * configure: Regenerated.
64
eb7834a6 652007-02-05 H.J. Lu <hongjiu.lu@intel.com>
65ca155d
L
66
67 * i386-dis.c (OP_J): Undo the last change. Properly handle 64K
68 wrap around within the same segment in 16bit mode.
69
eb7834a6 702007-02-02 H.J. Lu <hongjiu.lu@intel.com>
206717e8
L
71
72 * i386-dis.c (OP_J): Mask to 16bit only if there is a data16
73 prefix.
74
c4f5c3d7
L
752007-02-02 H.J. Lu <hongjiu.lu@intel.com>
76
77 * avr-dis.c (avr_operand): Correct PR number in comment.
78
fc523535 792007-02-02 H.J. Lu <hongjiu.lu@intel.com>
f59a29b9
L
80
81 * disassemble.c (disassembler_usage): Call
82 print_i386_disassembler_options for i386 disassembler.
83
84 * i386-dis.c (print_i386_disassembler_options): New.
85 (print_insn): Support the new addr64 option.
86
64a3a6fc
NC
872007-02-02 Hiroki Kaminaga <kaminaga@sm.sony.co.jp>
88
89 * ppc-dis.c (powerpc_dialect): Handle ppc440.
90 * ppc-dis.c (print_ppc_disassembler_options): Note the -M440 can
91 be used.
92
ba4e851b
AM
932007-02-02 Alan Modra <amodra@bigpond.net.au>
94
95 * ppc-opc.c (insert_bdm): -Many comment.
96 (valid_bo): Add "extract" param. Accept both powerpc and power4
97 BO fields when disassembling with -Many.
98 (insert_bo, extract_bo, insert_boe, extract_boe): Adjust valid_bo call.
99
3bdcfdf4
KH
1002007-01-08 Kazu Hirata <kazu@codesourcery.com>
101
102 * m68k-opc.c (m68k_opcodes): Replace cpu32 with
103 cpu32 | fido_a except on tbl instructions.
104
a028a6f5
PB
1052007-01-04 Paul Brook <paul@codesourcery.com>
106
107 * arm-dis.c (arm_opcodes): Fix cpsie and cpsid entries.
108
baee4c9e
AS
1092007-01-04 Andreas Schwab <schwab@suse.de>
110
111 * m68k-opc.c: Fix encoding of signed bit in the cpu32 tbls insns.
112
62ac925e
JB
1132007-01-04 Julian Brown <julian@codesourcery.com>
114
115 * arm-dis.c (neon_opcode): Fix disassembly for vshl, vqshl, vrshl,
116 vqrshl instructions.
117
10a2343e 118For older changes see ChangeLog-2006
252b5132
RH
119\f
120Local Variables:
2f6d2f85
NC
121mode: change-log
122left-margin: 8
123fill-column: 74
252b5132
RH
124version-control: never
125End:
This page took 0.343705 seconds and 4 git commands to generate.