Add support for SPARC T4 crypto instructions.
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
ec668d69
DM
12012-04-27 David S. Miller <davem@davemloft.net>
2
6cda1326
DM
3 * sparc-dis.c (print_insn_sparc): Handle ')'.
4 * sparc-opc.c (sparc_opcodes): Add crypto instructions.
5
ec668d69
DM
6 * sparc-opc.c (sparc_opcodes): Rework table to put HWCAP values
7 into new struct sparc_opcode 'hwcaps' field instead of 'flags'.
8
2615994e
DM
92012-04-12 David S. Miller <davem@davemloft.net>
10
11 * sparc-dis.c (X_DISP10): Define.
12 (print_insn_sparc): Handle '='.
13
5de10af0
MF
142012-04-01 Mike Frysinger <vapier@gentoo.org>
15
16 * bfin-dis.c (fmtconst): Replace decimal handling with a single
17 sprintf call and the '*' field width.
18
55a36193
MK
192012-03-23 Maxim Kuvyrkov <maxim@codesourcery.com>
20
21 * mips-dis.c (mips_arch_choices): Add entry for Broadcom XLP.
22
d6688282
AM
232012-03-16 Alan Modra <amodra@gmail.com>
24
25 * ppc-dis.c (PPC_OPC_SEGS, PPC_OP_TO_SEG): Delete.
26 (powerpc_opcd_indices): Bump array size.
27 (disassemble_init_powerpc): Set powerpc_opcd_indices entries
28 corresponding to unused opcodes to following entry.
29 (lookup_powerpc): New function, extracted and optimised from..
30 (print_insn_powerpc): ..here.
31
b240011a
AM
322012-03-15 Alan Modra <amodra@gmail.com>
33 James Lemke <jwlemke@codesourcery.com>
34
35 * disassemble.c (disassemble_init_for_target): Handle ppc init.
36 * ppc-dis.c (private): New var.
37 (powerpc_init_dialect): Don't return calloc failure, instead use
38 private.
39 (PPC_OPCD_SEGS, PPC_OP_TO_SEG): Define.
40 (powerpc_opcd_indices): New array.
41 (disassemble_init_powerpc): New function.
42 (print_insn_big_powerpc): Don't init dialect here.
43 (print_insn_little_powerpc): Likewise.
44 (print_insn_powerpc): Start search using powerpc_opcd_indices.
45
aea77599
AM
462012-03-10 Edmar Wienskoski <edmar@freescale.com>
47
48 * ppc-dis.c (ppc_opts): Add entries for "e5500" and "e6500".
49 * ppc-opc.c (insert_ls, TMR, ESYNC, XSYNCLE_MASK): New.
50 (PPCVEC2, PPCTMR, E6500): New short names.
51 (powerpc_opcodes): Add vabsdub, vabsduh, vabsduw, dni, mvidsplt,
52 mviwsplt, icblq., mftmr, mttmr, dcblq., miso, lvexbx, lvexhx,
53 lvexwx, stvexbx, stvexhx, stvexwx, lvepx, lvepxl, stvepx, stvepxl,
54 lvtrx, lvtrxl, lvtlx, lvtlxl, stvfrx, stvfrxl, stvflx, stvflxl,
55 lvswx, lvswxl, stvswx, stvswxl, lvsm mnemonics. Accept LS, ESYNC
56 optional operands on sync instruction for E6500 target.
57
5333187a
AK
582012-03-08 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
59
60 * s390-opc.txt: Set instruction type of pku to SS_L2RDRD.
61
a597d2d3
AM
622012-02-27 Alan Modra <amodra@gmail.com>
63
64 * mt-dis.c: Regenerate.
65
3f26eb3a
AM
662012-02-27 Alan Modra <amodra@gmail.com>
67
68 * v850-opc.c (extract_v8): Rearrange to make it obvious this
69 is the inverse of corresponding insert function.
70 (extract_d22, extract_u9, extract_r4): Likewise.
71 (extract_d9): Correct sign extension.
72 (extract_d16_15): Don't assume "long" is 32 bits, and don't
73 rely on implementation defined behaviour for shift right of
74 signed types.
75 (extract_d16_16, extract_d17_16, extract_i9): Likewise.
76 (extract_d23): Likewise, and correct mask.
77
1f42f8b3
AM
782012-02-27 Alan Modra <amodra@gmail.com>
79
80 * crx-dis.c (print_arg): Mask constant to 32 bits.
81 * crx-opc.c (cst4_map): Use int array.
82
cdb06235
AM
832012-02-27 Alan Modra <amodra@gmail.com>
84
85 * arc-dis.c (BITS): Don't use shifts to mask off bits.
86 (FIELDD): Sign extend with xor,sub.
87
6f7be959
WL
882012-02-25 Walter Lee <walt@tilera.com>
89
90 * tilegx-opc.c: Handle TILEGX_OPC_LD4S_TLS and TILEGX_OPC_LD_TLS.
91 * tilepro-opc.c: Handle TILEPRO_OPC_LW_TLS and
92 TILEPRO_OPC_LW_TLS_SN.
93
82c2def5
L
942012-02-21 H.J. Lu <hongjiu.lu@intel.com>
95
96 * i386-opc.h (HLEPrefixNone): New.
97 (HLEPrefixLock): Likewise.
98 (HLEPrefixAny): Likewise.
99 (HLEPrefixRelease): Likewise.
100
42164a71
L
1012012-02-08 H.J. Lu <hongjiu.lu@intel.com>
102
103 * i386-dis.c (HLE_Fixup1): New.
104 (HLE_Fixup2): Likewise.
105 (HLE_Fixup3): Likewise.
106 (Ebh1): Likewise.
107 (Evh1): Likewise.
108 (Ebh2): Likewise.
109 (Evh2): Likewise.
110 (Ebh3): Likewise.
111 (Evh3): Likewise.
112 (MOD_C6_REG_7): Likewise.
113 (MOD_C7_REG_7): Likewise.
114 (RM_C6_REG_7): Likewise.
115 (RM_C7_REG_7): Likewise.
116 (XACQUIRE_PREFIX): Likewise.
117 (XRELEASE_PREFIX): Likewise.
118 (dis386): Use Ebh1/Evh1 on add, adc, and, btc, btr, bts,
119 cmpxchg, dec, inc, neg, not, or, sbb, sub, xor and xadd. Use
120 Ebh2/Evh2 on xchg. Use Ebh3/Evh3 on mov.
121 (reg_table): Use Ebh1/Evh1 on add, adc, and, dec, inc, neg,
122 not, or, sbb, sub and xor. Use Ebh3/Evh3 on mov. Use
123 MOD_C6_REG_7 and MOD_C7_REG_7.
124 (mod_table): Add MOD_C6_REG_7 and MOD_C7_REG_7.
125 (rm_table): Add RM_C6_REG_7 and RM_C7_REG_7. Add xend and
126 xtest.
127 (prefix_name): Handle XACQUIRE_PREFIX and XRELEASE_PREFIX.
128 (CMPXCHG8B_Fixup): Handle HLE prefix on cmpxchg8b.
129
130 * i386-gen.c (cpu_flag_init): Add CPU_HLE_FLAGS and
131 CPU_RTM_FLAGS.
132 (cpu_flags): Add CpuHLE and CpuRTM.
133 (opcode_modifiers): Add HLEPrefixOk.
134
135 * i386-opc.h (CpuHLE): New.
136 (CpuRTM): Likewise.
137 (HLEPrefixOk): Likewise.
138 (i386_cpu_flags): Add cpuhle and cpurtm.
139 (i386_opcode_modifier): Add hleprefixok.
140
141 * i386-opc.tbl: Add HLEPrefixOk=3 to mov. Add HLEPrefixOk to
142 add, adc, and, btc, btr, bts, cmpxchg, dec, inc, neg, not, or,
143 sbb, sub, xor and xadd. Add HLEPrefixOk=2 to xchg with memory
144 operand. Add xacquire, xrelease, xabort, xbegin, xend and
145 xtest.
146 * i386-init.h: Regenerated.
147 * i386-tbl.h: Likewise.
148
21abe33a
DD
1492012-01-24 DJ Delorie <dj@redhat.com>
150
151 * rl78-decode.opc (rl78_decode_opcode): Add NOT1.
152 * rl78-decode.c: Regenerate.
153
e20cc039
AM
1542012-01-17 James Murray <jsm@jsm-net.demon.co.uk>
155
156 PR binutils/10173
157 * cr16-dis.c (print_arg): Test symtab_size not num_symbols.
158
e143d25c
AS
1592012-01-17 Andreas Schwab <schwab@linux-m68k.org>
160
161 * m68k-opc.c (m68k_opcodes): Fix entries for pmove with BADx/BACx
162 register and move them after pmove with PSR/PCSR register.
163
8729a6f6
L
1642012-01-13 H.J. Lu <hongjiu.lu@intel.com>
165
166 * i386-dis.c (mod_table): Add vmfunc.
167
168 * i386-gen.c (cpu_flag_init): Add CPU_VMFUNC_FLAGS.
169 (cpu_flags): CpuVMFUNC.
170
171 * i386-opc.h (CpuVMFUNC): New.
172 (i386_cpu_flags): Add cpuvmfunc.
173
174 * i386-opc.tbl: Add vmfunc.
175 * i386-init.h: Regenerated.
176 * i386-tbl.h: Likewise.
5011093d 177
23e1d329 178For older changes see ChangeLog-2011
252b5132
RH
179\f
180Local Variables:
2f6d2f85
NC
181mode: change-log
182left-margin: 8
183fill-column: 74
252b5132
RH
184version-control: never
185End:
This page took 0.574842 seconds and 4 git commands to generate.