[OPCODE][ARM]Correct disassembler for cdp/cdp2, mcr/mcr2, mrc/mrc2, ldc/ldc2, stc...
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
8afc7bea
RL
12016-02-24 Renlin Li <renlin.li@arm.com>
2
3 * arm-dis.c (print_insn_coprocessor): Check co-processor number for
4 cpd/cpd2, mcr/mcr2, mrc/mrc2, ldc/ldc2, stc/stc2.
5
4fd7268a
L
62016-02-15 H.J. Lu <hongjiu.lu@intel.com>
7
8 * i386-dis.c (print_insn): Parenthesize expression to prevent
9 truncated addresses.
10 (OP_J): Likewise.
11
4670103e
CZ
122016-02-10 Claudiu Zissulescu <claziss@synopsys.com>
13 Janek van Oirschot <jvanoirs@synopsys.com>
14
15 * arc-opc.c (arc_relax_opcodes, arc_num_relax_opcodes): New
16 variable.
17
c1d9289f
NC
182016-02-04 Nick Clifton <nickc@redhat.com>
19
20 PR target/19561
21 * msp430-dis.c (print_insn_msp430): Add a special case for
22 decoding an RRC instruction with the ZC bit set in the extension
23 word.
24
a143b004
AB
252016-02-02 Andrew Burgess <andrew.burgess@embecosm.com>
26
27 * cgen-ibld.in (insert_normal): Rework calculation of shift.
28 * epiphany-ibld.c: Regenerate.
29 * fr30-ibld.c: Regenerate.
30 * frv-ibld.c: Regenerate.
31 * ip2k-ibld.c: Regenerate.
32 * iq2000-ibld.c: Regenerate.
33 * lm32-ibld.c: Regenerate.
34 * m32c-ibld.c: Regenerate.
35 * m32r-ibld.c: Regenerate.
36 * mep-ibld.c: Regenerate.
37 * mt-ibld.c: Regenerate.
38 * or1k-ibld.c: Regenerate.
39 * xc16x-ibld.c: Regenerate.
40 * xstormy16-ibld.c: Regenerate.
41
b89807c6
AB
422016-02-02 Andrew Burgess <andrew.burgess@embecosm.com>
43
44 * epiphany-dis.c: Regenerated from latest cpu files.
45
d8c823c8
MM
462016-02-01 Michael McConville <mmcco@mykolab.com>
47
48 * cgen-dis.c (count_decodable_bits): Use unsigned value for mask
49 test bit.
50
5bc5ae88
RL
512016-01-25 Renlin Li <renlin.li@arm.com>
52
53 * arm-dis.c (mapping_symbol_for_insn): New function.
54 (find_ifthen_state): Call mapping_symbol_for_insn().
55
0bff6e2d
MW
562016-01-20 Matthew Wahab <matthew.wahab@arm.com>
57
58 * aarch64-opc.c (operand_general_constraint_met_p): Check validity
59 of MSR UAO immediate operand.
60
100b4f2e
MR
612016-01-18 Maciej W. Rozycki <macro@imgtec.com>
62
63 * mips-dis.c (print_insn_micromips): Remove 48-bit microMIPS
64 instruction support.
65
5c14705f
AM
662016-01-17 Alan Modra <amodra@gmail.com>
67
68 * configure: Regenerate.
69
4d82fe66
NC
702016-01-14 Nick Clifton <nickc@redhat.com>
71
72 * rl78-decode.opc (rl78_decode_opcode): Add 's' operand to movw
73 instructions that can support stack pointer operations.
74 * rl78-decode.c: Regenerate.
75 * rl78-dis.c: Fix display of stack pointer in MOVW based
76 instructions.
77
651657fa
MW
782016-01-14 Matthew Wahab <matthew.wahab@arm.com>
79
80 * aarch64-opc.c (aarch64_sys_reg_supported_p): Merge conditionals
81 testing for RAS support. Add checks for erxfr_el1, erxctlr_el1,
82 erxtatus_el1 and erxaddr_el1.
83
105bde57
MW
842016-01-12 Matthew Wahab <matthew.wahab@arm.com>
85
86 * arm-dis.c (arm_opcodes): Add "esb".
87 (thumb_opcodes): Likewise.
88
afa8d405
PB
892016-01-11 Peter Bergner <bergner@vnet.ibm.com>
90
91 * ppc-opc.c <xscmpnedp>: Delete.
92 <xvcmpnedp>: Likewise.
93 <xvcmpnedp.>: Likewise.
94 <xvcmpnesp>: Likewise.
95 <xvcmpnesp.>: Likewise.
96
83c3256e
AS
972016-01-08 Andreas Schwab <schwab@linux-m68k.org>
98
99 PR gas/13050
100 * m68k-opc.c (moveb, movew): For ISA_B/C only allow #,d(An) in
101 addition to ISA_A.
102
6f2750fe
AM
1032016-01-01 Alan Modra <amodra@gmail.com>
104
105 Update year range in copyright notice of all files.
106
3499769a
AM
107For older changes see ChangeLog-2015
108\f
109Copyright (C) 2016 Free Software Foundation, Inc.
110
111Copying and distribution of this file, with or without modification,
112are permitted in any medium without royalty provided the copyright
113notice and this notice are preserved.
114
115Local Variables:
116mode: change-log
117left-margin: 8
118fill-column: 74
119version-control: never
120End:
This page took 0.034806 seconds and 4 git commands to generate.