arc: Remove EF_ARC_CPU_GENERIC constant.
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
24740d83
AB
12016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
2
3 * arc-opc.c (BASE): Delete.
4
8678914f
NC
52016-03-18 Nick Clifton <nickc@redhat.com>
6
7 PR target/19721
8 * aarch64-tbl.h (aarch64_opcode_table): Fix type of second operand
9 of MOV insn that aliases an ORR insn.
10
cc933301
JW
112016-03-16 Jiong Wang <jiong.wang@arm.com>
12
13 * arm-dis.c (neon_opcodes): Support new FP16 instructions.
14
f86f5863
TS
152016-03-07 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
16
17 * mcore-opc.h: Add const qualifiers.
18 * microblaze-opc.h (struct op_code_struct): Likewise.
19 * sh-opc.h: Likewise.
20 * tic4x-dis.c (tic4x_print_indirect): Likewise.
21 (tic4x_print_op): Likewise.
22
62de1c63
AM
232016-03-02 Alan Modra <amodra@gmail.com>
24
d11698cd 25 * or1k-desc.h: Regenerate.
62de1c63 26 * fr30-ibld.c: Regenerate.
c697cf0b 27 * rl78-decode.c: Regenerate.
62de1c63 28
020efce5
NC
292016-03-01 Nick Clifton <nickc@redhat.com>
30
31 PR target/19747
32 * rl78-dis.c (print_insn_rl78_common): Fix typo.
33
b0c11777
RL
342016-02-24 Renlin Li <renlin.li@arm.com>
35
36 * arm-dis.c (coprocessor_opcodes): Add fp16 instruction entries.
37 (print_insn_coprocessor): Support fp16 instructions.
38
3e309328
RL
392016-02-24 Renlin Li <renlin.li@arm.com>
40
41 * arm-dis.c (print_insn_coprocessor): Fix mask for vsel, vmaxnm,
42 vminnm, vrint(mpna).
43
8afc7bea
RL
442016-02-24 Renlin Li <renlin.li@arm.com>
45
46 * arm-dis.c (print_insn_coprocessor): Check co-processor number for
47 cpd/cpd2, mcr/mcr2, mrc/mrc2, ldc/ldc2, stc/stc2.
48
4fd7268a
L
492016-02-15 H.J. Lu <hongjiu.lu@intel.com>
50
51 * i386-dis.c (print_insn): Parenthesize expression to prevent
52 truncated addresses.
53 (OP_J): Likewise.
54
4670103e
CZ
552016-02-10 Claudiu Zissulescu <claziss@synopsys.com>
56 Janek van Oirschot <jvanoirs@synopsys.com>
57
58 * arc-opc.c (arc_relax_opcodes, arc_num_relax_opcodes): New
59 variable.
60
c1d9289f
NC
612016-02-04 Nick Clifton <nickc@redhat.com>
62
63 PR target/19561
64 * msp430-dis.c (print_insn_msp430): Add a special case for
65 decoding an RRC instruction with the ZC bit set in the extension
66 word.
67
a143b004
AB
682016-02-02 Andrew Burgess <andrew.burgess@embecosm.com>
69
70 * cgen-ibld.in (insert_normal): Rework calculation of shift.
71 * epiphany-ibld.c: Regenerate.
72 * fr30-ibld.c: Regenerate.
73 * frv-ibld.c: Regenerate.
74 * ip2k-ibld.c: Regenerate.
75 * iq2000-ibld.c: Regenerate.
76 * lm32-ibld.c: Regenerate.
77 * m32c-ibld.c: Regenerate.
78 * m32r-ibld.c: Regenerate.
79 * mep-ibld.c: Regenerate.
80 * mt-ibld.c: Regenerate.
81 * or1k-ibld.c: Regenerate.
82 * xc16x-ibld.c: Regenerate.
83 * xstormy16-ibld.c: Regenerate.
84
b89807c6
AB
852016-02-02 Andrew Burgess <andrew.burgess@embecosm.com>
86
87 * epiphany-dis.c: Regenerated from latest cpu files.
88
d8c823c8
MM
892016-02-01 Michael McConville <mmcco@mykolab.com>
90
91 * cgen-dis.c (count_decodable_bits): Use unsigned value for mask
92 test bit.
93
5bc5ae88
RL
942016-01-25 Renlin Li <renlin.li@arm.com>
95
96 * arm-dis.c (mapping_symbol_for_insn): New function.
97 (find_ifthen_state): Call mapping_symbol_for_insn().
98
0bff6e2d
MW
992016-01-20 Matthew Wahab <matthew.wahab@arm.com>
100
101 * aarch64-opc.c (operand_general_constraint_met_p): Check validity
102 of MSR UAO immediate operand.
103
100b4f2e
MR
1042016-01-18 Maciej W. Rozycki <macro@imgtec.com>
105
106 * mips-dis.c (print_insn_micromips): Remove 48-bit microMIPS
107 instruction support.
108
5c14705f
AM
1092016-01-17 Alan Modra <amodra@gmail.com>
110
111 * configure: Regenerate.
112
4d82fe66
NC
1132016-01-14 Nick Clifton <nickc@redhat.com>
114
115 * rl78-decode.opc (rl78_decode_opcode): Add 's' operand to movw
116 instructions that can support stack pointer operations.
117 * rl78-decode.c: Regenerate.
118 * rl78-dis.c: Fix display of stack pointer in MOVW based
119 instructions.
120
651657fa
MW
1212016-01-14 Matthew Wahab <matthew.wahab@arm.com>
122
123 * aarch64-opc.c (aarch64_sys_reg_supported_p): Merge conditionals
124 testing for RAS support. Add checks for erxfr_el1, erxctlr_el1,
125 erxtatus_el1 and erxaddr_el1.
126
105bde57
MW
1272016-01-12 Matthew Wahab <matthew.wahab@arm.com>
128
129 * arm-dis.c (arm_opcodes): Add "esb".
130 (thumb_opcodes): Likewise.
131
afa8d405
PB
1322016-01-11 Peter Bergner <bergner@vnet.ibm.com>
133
134 * ppc-opc.c <xscmpnedp>: Delete.
135 <xvcmpnedp>: Likewise.
136 <xvcmpnedp.>: Likewise.
137 <xvcmpnesp>: Likewise.
138 <xvcmpnesp.>: Likewise.
139
83c3256e
AS
1402016-01-08 Andreas Schwab <schwab@linux-m68k.org>
141
142 PR gas/13050
143 * m68k-opc.c (moveb, movew): For ISA_B/C only allow #,d(An) in
144 addition to ISA_A.
145
6f2750fe
AM
1462016-01-01 Alan Modra <amodra@gmail.com>
147
148 Update year range in copyright notice of all files.
149
3499769a
AM
150For older changes see ChangeLog-2015
151\f
152Copyright (C) 2016 Free Software Foundation, Inc.
153
154Copying and distribution of this file, with or without modification,
155are permitted in any medium without royalty provided the copyright
156notice and this notice are preserved.
157
158Local Variables:
159mode: change-log
160left-margin: 8
161fill-column: 74
162version-control: never
163End:
This page took 0.04115 seconds and 4 git commands to generate.