gas/
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
b7240065
JB
12008-02-13 Jan Beulich <jbeulich@novell.com>
2
3 * i386-opc.h (RegFlat): New.
4 * i386-reg.tbl (flat): Add.
5 * i386-tbl.h: Re-generate.
6
34b772a6
JB
72008-02-13 Jan Beulich <jbeulich@novell.com>
8
9 * i386-dis.c (a_mode): New.
10 (cond_jump_mode): Adjust.
11 (Ma): Change to a_mode.
12 (intel_operand_size): Handle a_mode.
13 * i386-opc.tbl: Allow Dword and Qword for bound.
14 * i386-tbl.h: Re-generate.
15
a60de03c
JB
162008-02-13 Jan Beulich <jbeulich@novell.com>
17
18 * i386-gen.c (process_i386_registers): Process new fields.
19 * i386-opc.h (reg_entry): Shrink reg_flags and reg_num to
20 unsigned char. Add dw2_regnum and Dw2Inval.
21 * i386-reg.tbl: Provide initializers for dw2_regnum. Add pseudo
22 register names.
23 * i386-tbl.h: Re-generate.
24
f03fe4c1
L
252008-02-11 H.J. Lu <hongjiu.lu@intel.com>
26
4b6bc8eb 27 * i386-gen.c (cpu_flag_init): Add CPU_XSAVE_FLAGS.
f03fe4c1
L
28 * i386-init.h: Updated.
29
475a2301
L
302008-02-11 H.J. Lu <hongjiu.lu@intel.com>
31
32 * i386-gen.c (cpu_flags): Add CpuXsave.
33
34 * i386-opc.h (CpuXsave): New.
4b6bc8eb 35 (CpuLM): Updated.
475a2301
L
36 (i386_cpu_flags): Add cpuxsave.
37
38 * i386-dis.c (MOD_0FAE_REG_4): New.
39 (RM_0F01_REG_2): Likewise.
40 (MOD_0FAE_REG_5): Updated.
41 (RM_0F01_REG_3): Likewise.
42 (reg_table): Use MOD_0FAE_REG_4.
43 (mod_table): Use RM_0F01_REG_2. Add MOD_0FAE_REG_4. Updated
44 for xrstor.
45 (rm_table): Add RM_0F01_REG_2.
46
47 * i386-opc.tbl: Add xsave, xrstor, xgetbv and xsetbv.
48 * i386-init.h: Regenerated.
49 * i386-tbl.h: Likewise.
50
595785c6 512008-02-11 Jan Beulich <jbeulich@novell.com>
041179fc 52
595785c6
JB
53 * i386-opc.tbl: Remove Disp32S from CpuNo64 opcodes. Remove
54 Disp16 from Cpu64 non-jump opcodes (including loop and j?cxz).
55 * i386-tbl.h: Re-generate.
56
bb8541b9
L
572008-02-04 H.J. Lu <hongjiu.lu@intel.com>
58
59 PR 5715
60 * configure: Regenerated.
61
57b592a3
AN
622008-02-04 Adam Nemet <anemet@caviumnetworks.com>
63
64 * mips-dis.c: Update copyright.
65 (mips_arch_choices): Add Octeon.
66 * mips-opc.c: Update copyright.
67 (IOCT): New macro.
68 (mips_builtin_opcodes): Add Octeon instruction synciobdma.
69
930bb4cf
AM
702008-01-29 Alan Modra <amodra@bigpond.net.au>
71
72 * ppc-opc.c: Support optional L form mtmsr.
73
82c18208
L
742008-01-24 H.J. Lu <hongjiu.lu@intel.com>
75
76 * i386-dis.c (OP_E_extended): Handle r12 like rsp.
77
599121aa
L
782008-01-23 H.J. Lu <hongjiu.lu@intel.com>
79
80 * i386-gen.c (cpu_flag_init): Add CpuLM to CPU_GENERIC64_FLAGS.
81 * i386-init.h: Regenerated.
82
80098f51
TG
832008-01-23 Tristan Gingold <gingold@adacore.com>
84
85 * ia64-dis.c (print_insn_ia64): Display symbolic name of ar.fcr,
86 ar.eflag, ar.csd, ar.ssd, ar.cflg, ar.fsr, ar.fir and ar.fdr.
87
115c7c25
L
882008-01-22 H.J. Lu <hongjiu.lu@intel.com>
89
90 * i386-gen.c (cpu_flag_init): Remove CpuMMX2.
91 (cpu_flags): Likewise.
92
93 * i386-opc.h (CpuMMX2): Removed.
94 (CpuSSE): Updated.
95
96 * i386-opc.tbl: Replace CpuMMX2 with CpuSSE|Cpu3dnowA.
97 * i386-init.h: Regenerated.
98 * i386-tbl.h: Likewise.
99
6305a203
L
1002008-01-22 H.J. Lu <hongjiu.lu@intel.com>
101
102 * i386-gen.c (cpu_flag_init): Add CPU_VMX_FLAGS and
103 CPU_SMX_FLAGS.
104 * i386-init.h: Regenerated.
105
fd07a1c8
L
1062008-01-15 H.J. Lu <hongjiu.lu@intel.com>
107
108 * i386-opc.tbl: Use Qword on movddup.
109 * i386-tbl.h: Regenerated.
110
321fd21e
L
1112008-01-15 H.J. Lu <hongjiu.lu@intel.com>
112
113 * i386-opc.tbl: Put back 16bit movsx/movzx for AT&T syntax.
114 * i386-tbl.h: Regenerated.
115
4ee52178
L
1162008-01-15 H.J. Lu <hongjiu.lu@intel.com>
117
118 * i386-dis.c (Mx): New.
119 (PREFIX_0FC3): Likewise.
120 (PREFIX_0FC7_REG_6): Updated.
121 (dis386_twobyte): Use PREFIX_0FC3.
122 (prefix_table): Add PREFIX_0FC3. Use Mq on movntq and movntsd.
123 Use Mx on movntps, movntpd, movntdq and movntdqa. Use Md on
124 movntss.
125
5c07affc
L
1262008-01-14 H.J. Lu <hongjiu.lu@intel.com>
127
128 * i386-gen.c (opcode_modifiers): Add IntelSyntax.
129 (operand_types): Add Mem.
130
131 * i386-opc.h (IntelSyntax): New.
132 * i386-opc.h (Mem): New.
133 (Byte): Updated.
134 (Opcode_Modifier_Max): Updated.
135 (i386_opcode_modifier): Add intelsyntax.
136 (i386_operand_type): Add mem.
137
138 * i386-opc.tbl: Remove Reg16 from movnti. Add sizes to more
139 instructions.
140
141 * i386-reg.tbl: Add size for accumulator.
142
143 * i386-init.h: Regenerated.
144 * i386-tbl.h: Likewise.
145
0d6a2f58
L
1462008-01-13 H.J. Lu <hongjiu.lu@intel.com>
147
148 * i386-opc.h (Byte): Fix a typo.
149
7d5e4556
L
1502008-01-12 H.J. Lu <hongjiu.lu@intel.com>
151
152 PR gas/5534
153 * i386-gen.c (operand_type_init): Add Dword to
154 OPERAND_TYPE_ACC32. Add Qword to OPERAND_TYPE_ACC64.
155 (opcode_modifiers): Remove CheckSize, Byte, Word, Dword,
156 Qword and Xmmword.
157 (operand_types): Add Byte, Word, Dword, Fword, Qword, Tbyte,
158 Xmmword, Unspecified and Anysize.
159 (set_bitfield): Make Mmword an alias of Qword. Make Oword
160 an alias of Xmmword.
161
162 * i386-opc.h (CheckSize): Removed.
163 (Byte): Updated.
164 (Word): Likewise.
165 (Dword): Likewise.
166 (Qword): Likewise.
167 (Xmmword): Likewise.
168 (FWait): Updated.
169 (OTMax): Likewise.
170 (i386_opcode_modifier): Remove checksize, byte, word, dword,
171 qword and xmmword.
172 (Fword): New.
173 (TBYTE): Likewise.
174 (Unspecified): Likewise.
175 (Anysize): Likewise.
176 (i386_operand_type): Add byte, word, dword, fword, qword,
177 tbyte xmmword, unspecified and anysize.
178
179 * i386-opc.tbl: Updated to use Byte, Word, Dword, Fword, Qword,
180 Tbyte, Xmmword, Unspecified and Anysize.
181
182 * i386-reg.tbl: Add size for accumulator.
183
184 * i386-init.h: Regenerated.
185 * i386-tbl.h: Likewise.
186
b5b1fc4f
L
1872008-01-10 H.J. Lu <hongjiu.lu@intel.com>
188
189 * i386-dis.c (REG_0F0E): Renamed to REG_0F0D.
190 (REG_0F18): Updated.
191 (reg_table): Updated.
192 (dis386_twobyte): Updated. Use "nopQ" on 0x19 to 0x1e.
193 (twobyte_has_modrm): Set 1 for 0x19 to 0x1e.
194
50e8458f
L
1952008-01-08 H.J. Lu <hongjiu.lu@intel.com>
196
197 * i386-gen.c (set_bitfield): Use fail () on error.
198
3d4d5afa
L
1992008-01-08 H.J. Lu <hongjiu.lu@intel.com>
200
201 * i386-gen.c (lineno): New.
202 (filename): Likewise.
203 (set_bitfield): Report filename and line numer on error.
204 (process_i386_opcodes): Set filename and update lineno.
205 (process_i386_registers): Likewise.
206
e1d4d893
L
2072008-01-05 H.J. Lu <hongjiu.lu@intel.com>
208
209 * i386-gen.c (opcode_modifiers): Rename IntelMnemonic to
210 ATTSyntax.
211
212 * i386-opc.h (IntelMnemonic): Renamed to ..
213 (ATTSyntax): This
214 (Opcode_Modifier_Max): Updated.
215 (i386_opcode_modifier): Remove intelmnemonic. Add attsyntax
216 and intelsyntax.
217
218 * i386-opc.tbl: Remove IntelMnemonic and update with ATTSyntax
219 on fsub, fubp, fsubr, fsubrp, div, fdivp, fdivr and fdivrp.
220 * i386-tbl.h: Regenerated.
221
6f143e4d
L
2222008-01-04 H.J. Lu <hongjiu.lu@intel.com>
223
224 * i386-gen.c: Update copyright to 2008.
225 * i386-opc.h: Likewise.
226 * i386-opc.tbl: Likewise.
227
228 * i386-init.h: Regenerated.
229 * i386-tbl.h: Likewise.
230
c6add537
L
2312008-01-04 H.J. Lu <hongjiu.lu@intel.com>
232
233 * i386-opc.tbl: Add NoRex64 to extractps, movmskpd, movmskps,
234 pextrb, pextrw, pinsrb, pinsrw and pmovmskb.
235 * i386-tbl.h: Regenerated.
236
3629bb00
L
2372008-01-03 H.J. Lu <hongjiu.lu@intel.com>
238
239 * i386-gen.c (cpu_flag_init): Remove CpuSSE4_1_Or_5 and
240 CpuSSE4_2_Or_ABM.
241 (cpu_flags): Likewise.
242
243 * i386-opc.h (CpuSSE4_1_Or_5): Removed.
244 (CpuSSE4_2_Or_ABM): Likewise.
245 (CpuLM): Updated.
246 (i386_cpu_flags): Remove cpusse4_1_or_5 and cpusse4_2_or_abm.
247
248 * i386-opc.tbl: Replace CpuSSE4_1_Or_5, CpuSSE4_2_Or_ABM and
249 Cpu686|CpuPadLock with CpuSSE4_1|CpuSSE5, CpuABM|CpuSSE4_2
250 and CpuPadLock, respectively.
251 * i386-init.h: Regenerated.
252 * i386-tbl.h: Likewise.
253
24995bd6
L
2542008-01-03 H.J. Lu <hongjiu.lu@intel.com>
255
256 * i386-gen.c (opcode_modifiers): Remove No_xSuf.
257
258 * i386-opc.h (No_xSuf): Removed.
259 (CheckSize): Updated.
260
261 * i386-tbl.h: Regenerated.
262
e0329a22
L
2632008-01-02 H.J. Lu <hongjiu.lu@intel.com>
264
265 * i386-gen.c (cpu_flag_init): Add CpuSSE4_2_Or_ABM to
266 CPU_AMDFAM10_FLAGS, CPU_SSE4_2_FLAGS, CpuABM and
267 CPU_SSE5_FLAGS.
268 (cpu_flags): Add CpuSSE4_2_Or_ABM.
269
270 * i386-opc.h (CpuSSE4_2_Or_ABM): New.
271 (CpuLM): Updated.
272 (i386_cpu_flags): Add cpusse4_2_or_abm.
273
274 * i386-opc.tbl: Use CpuSSE4_2_Or_ABM instead of
275 CpuABM|CpuSSE4_2 on popcnt.
276 * i386-init.h: Regenerated.
277 * i386-tbl.h: Likewise.
278
f2a9c676
L
2792008-01-02 H.J. Lu <hongjiu.lu@intel.com>
280
281 * i386-opc.h: Update comments.
282
d978b5be
L
2832008-01-02 H.J. Lu <hongjiu.lu@intel.com>
284
285 * i386-gen.c (opcode_modifiers): Use Qword instead of QWord.
286 * i386-opc.h: Likewise.
287 * i386-opc.tbl: Likewise.
288
582d5edd
L
2892008-01-02 H.J. Lu <hongjiu.lu@intel.com>
290
291 PR gas/5534
292 * i386-gen.c (opcode_modifiers): Add No_xSuf, CheckSize,
293 Byte, Word, Dword, QWord and Xmmword.
294
295 * i386-opc.h (No_xSuf): New.
296 (CheckSize): Likewise.
297 (Byte): Likewise.
298 (Word): Likewise.
299 (Dword): Likewise.
300 (QWord): Likewise.
301 (Xmmword): Likewise.
302 (FWait): Updated.
303 (i386_opcode_modifier): Add No_xSuf, CheckSize, Byte, Word,
304 Dword, QWord and Xmmword.
305
306 * i386-opc.tbl: Add CheckSize|QWord to movq if IgnoreSize is
307 used.
308 * i386-tbl.h: Regenerated.
309
3fe15143
MK
3102008-01-02 Mark Kettenis <kettenis@gnu.org>
311
312 * m88k-dis.c (instructions): Fix fcvt.* instructions.
313 From Miod Vallat.
314
6c7ac64e 315For older changes see ChangeLog-2007
252b5132
RH
316\f
317Local Variables:
2f6d2f85
NC
318mode: change-log
319left-margin: 8
320fill-column: 74
252b5132
RH
321version-control: never
322End:
This page took 0.396341 seconds and 4 git commands to generate.