Fix changelog formatting in last commit -- sorry
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
cd0c81e9 12014-03-04 Heiher <r@hev.cc>
4ba154f5
RS
2
3 * mips-dis.c (mips_arch_choices): Usee ISA_MIPS64R2 for Loongson-3A.
4
079b5aec
RS
52014-03-04 Richard Sandiford <rdsandiford@googlemail.com>
6
7 * mips-opc.c (mips_builtin_opcodes): Move the udi* instructions
8 so that they come after the Loongson extensions.
9
2c80b753
AM
102014-03-03 Alan Modra <amodra@gmail.com>
11
12 * i386-gen.c (process_copyright): Emit copyright notice on one line.
13
b721f1fa
AM
142014-02-28 Alan Modra <amodra@gmail.com>
15
16 * msp430-decode.c: Regenerate.
17
f17c8bfc
YZ
182014-02-27 Jiong Wang <jiong.wang@arm.com>
19
20 * aarch64-tbl.h (aarch64_opcode_table): Replace IMM0 with
21 FPIMM0 for fcmeq, fcmgt, fcmge, fcmlt and fcmle.
22
a58549dd
YZ
232014-02-27 Yufeng Zhang <yufeng.zhang@arm.com>
24
25 * aarch64-opc.c (print_register_offset_address): Call
26 get_int_reg_name to prepare the register name.
27
d6e9dd78
IT
282014-02-25 Ilya Tocar <ilya.tocar@intel.com>
29
30 * i386-opc.tbl: Remove wrong variant of vcvtps2ph
31 * i386-tbl.h: Regenerate.
32
332014-02-20 Ilya Tocar <ilya.tocar@intel.com>
dcf893b5
IT
34
35 * i386-gen.c (cpu_flag_init): Add CPU_PREFETCHWT1_FLAGS/
36 (cpu_flags): Add CpuPREFETCHWT1.
37 * i386-init.h: Regenerate.
38 * i386-opc.h (CpuPREFETCHWT1): New.
39 (i386_cpu_flags): Add cpuprefetchwt1.
40 * i386-opc.tbl: Cahnge CPU of prefetchwt1 from CpuAVX512PF to CpuPREFETCHWT1.
41 * i386-tbl.h: Regenerate.
42
957d0955
IT
432014-02-20 Ilya Tocar <ilya.tocar@intel.com>
44
45 * i386-opc.tbl: Change CPU of vptestnmq, vptestnmd from CpuAVX512CD,
46 to CpuAVX512F.
47 * i386-tbl.h: Regenerate.
48
10632b79
L
492014-02-19 H.J. Lu <hongjiu.lu@intel.com>
50
51 * i386-gen.c (output_cpu_flags): Don't output trailing space.
52 (output_opcode_modifier): Likewise.
53 (output_operand_type): Likewise.
54 * i386-init.h: Regenerated.
55 * i386-tbl.h: Likewise.
56
963f3586
IT
572014-02-12 Ilya Tocar <ilya.tocar@intel.com>
58
59 * i386-dis.c (MOD enum): Add MOD_0FC7_REG_3, MOD_0FC7_REG_4,
60 MOD_0FC7_REG_5.
61 (PREFIX enum): Add PREFIX_0FAE_REG_7.
62 (reg_table): Add MOD_0FC7_REG_3, MOD_0FC7_REG_4 MOD_0FC7_REG_5.
63 (prefix_table): Add clflusopt.
64 (mod_table): Add xrstors, xsavec, xsaves.
65 * i386-gen.c (cpu_flag_init): Add CPU_CLFLUSHOPT_FLAGS,
66 CPU_XSAVES_FLAGS, CPU_XSAVEC_FLAGS.
67 (cpu_flags): Add CpuClflushOpt, CpuXSAVES, CpuXSAVEC.
68 * i386-init.h: Regenerate.
69 * i386-opc.tbl: Add clflushopt, xrstors, xrstors64, xsaves,
70 xsaves64, xsavec, xsavec64.
71 * i386-tbl.h: Regenerate.
72
c1c69e83
AM
732014-02-10 Alan Modra <amodra@gmail.com>
74
75 * po/POTFILES.in: Regenerate.
76 * po/opcodes.pot: Regenerate.
77
eaa9d1ad
MZ
782014-01-30 Michael Zolotukhin <michael.v.zolotukhin@gmail.com>
79 Jan Beulich <jbeulich@suse.com>
80
81 PR binutils/16490
82 * i386-dis.c (OP_E_memory): Fix shift computation for
83 vex_vsib_q_w_dq_mode.
84
e2e6193d
RM
852014-01-09 Bradley Nelson <bradnelson@google.com>
86 Roland McGrath <mcgrathr@google.com>
87
88 * i386-dis.c (print_insn): Do not touch all_prefixes[-1] when
89 last_rex_prefix is -1.
90
221fd5d5
L
912014-01-08 H.J. Lu <hongjiu.lu@intel.com>
92
93 * i386-gen.c (process_copyright): Update copyright year to 2014.
94
b0b0c9fc
MR
952014-01-03 Maciej W. Rozycki <macro@codesourcery.com>
96
97 * nds32-asm.c (parse_operand): Fix out-of-range integer constant.
98
5fb776a6 99For older changes see ChangeLog-2013
252b5132 100\f
5fb776a6 101Copyright (C) 2014 Free Software Foundation, Inc.
752937aa
NC
102
103Copying and distribution of this file, with or without modification,
104are permitted in any medium without royalty provided the copyright
105notice and this notice are preserved.
106
252b5132 107Local Variables:
2f6d2f85
NC
108mode: change-log
109left-margin: 8
110fill-column: 74
252b5132
RH
111version-control: never
112End:
This page took 0.641121 seconds and 4 git commands to generate.