projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
x86/Intel: fix fallout from earlier template folding
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
d6793fa1
JB		 12018-03-22 Jan Beulich <jbeulich@suse.com>
2
3 * i386-opc.tbl (vcvtdq2pd, vcvtps2pd, vcvtudq2pd): Use separate
4 templates allowing memory operands and folded ones for register
5 only flavors.
6 * i386-tlb.h: Re-generate.
7
f7768225
JB		 82018-03-22 Jan Beulich <jbeulich@suse.com>
9
10 * i386-opc.tbl (vfrczp*, vpcmov, vpermil2p*): Fold 128- and
11 256-bit templates. Drop redundant leftover Disp<N>.
12 * i386-tlb.h: Re-generate.
13
0e35537d
JW		 142018-03-14 Kito Cheng <kito.cheng@gmail.com>
15
16 * riscv-opc.c (riscv_insn_types): New.
17
b4a3689a
NC		 182018-03-13 Nick Clifton <nickc@redhat.com>
19
20 * po/pt_BR.po: Updated Brazilian Portuguese translation.
21
d3d50934
L		 222018-03-08 H.J. Lu <hongjiu.lu@intel.com>
23
24 * i386-opc.tbl: Add Optimize to clr.
25 * i386-tbl.h: Regenerated.
26
bd5dea88
L		 272018-03-08 H.J. Lu <hongjiu.lu@intel.com>
28
29 * i386-gen.c (opcode_modifiers): Remove OldGcc.
30 * i386-opc.h (OldGcc): Removed.
31 (i386_opcode_modifier): Remove oldgcc.
32 * i386-opc.tbl: Remove fsubp, fsubrp, fdivp and fdivrp
33 instructions for old (<= 2.8.1) versions of gcc.
34 * i386-tbl.h: Regenerated.
35
e771e7c9
JB		 362018-03-08 Jan Beulich <jbeulich@suse.com>
37
38 * i386-opc.h (EVEXDYN): New.
39 * i386-opc.tbl: Fold various AVX512VL templates.
40 * i386-tlb.h: Re-generate.
41
ed438a93
JB		 422018-03-08 Jan Beulich <jbeulich@suse.com>
43
44 * i386-opc.tbl (vexpandpd, vexpandps, vmovapd, vmovaps,
45 vmovdqa32, vmovdqa64, vmovdqu32, vmovdqu64, vmovupd, vmovups,
46 vpexpandd, vpexpandq): Fold AFX512VF templates.
47 * i386-tlb.h: Re-generate.
48
454172a9
JB		 492018-03-08 Jan Beulich <jbeulich@suse.com>
50
51 * i386-opc.tbl (vgf2p8affineinvqb, vgf2p8affineqb, vgf2p8mulb):
52 Fold 128- and 256-bit VEX-encoded templates.
53 * i386-tlb.h: Re-generate.
54
36824150
JB		 552018-03-08 Jan Beulich <jbeulich@suse.com>
56
57 * i386-opc.tbl (vexpandpd, vexpandps, vmovapd, vmovaps,
58 vmovdqa32, vmovdqa64, vmovdqu32, vmovdqu64, vmovupd, vmovups,
59 vpexpandd, vpexpandq): Fold AVX512F templates.
60 * i386-tlb.h: Re-generate.
61
e7f5c0a9
JB		 622018-03-08 Jan Beulich <jbeulich@suse.com>
63
64 * i386-opc.tbl (llwpcb, slwpcb, lwpval, lwpins): Fold 32- and
65 64-bit templates. Drop Disp<N>.
66 * i386-tlb.h: Re-generate.
67
25a4277f
JB		 682018-03-08 Jan Beulich <jbeulich@suse.com>
69
70 * i386-opc.tbl (vfmadd*, vfmsub*, vfnmadd*, vfnmsub*): Fold 128-
71 and 256-bit templates.
72 * i386-tlb.h: Re-generate.
73
d2224064
JB		 742018-03-08 Jan Beulich <jbeulich@suse.com>
75
76 * i386-opc.tbl (cmpxchg8b): Add NoRex64.
77 * i386-tlb.h: Re-generate.
78
1b193f0b
JB		 792018-03-08 Jan Beulich <jbeulich@suse.com>
80
81 * i386-opc.tbl (cmpxchg16b, fisttp, fisttpll, bndmov, mwaitx):
82 Drop NoAVX.
83 * i386-tlb.h: Re-generate.
84
f2f6a710
JB		 852018-03-08 Jan Beulich <jbeulich@suse.com>
86
87 * i386-opc.tbl (ldmxcsr, stmxcsr): Add NoAVX.
88 * i386-tlb.h: Re-generate.
89
38e314eb
JB		 902018-03-08 Jan Beulich <jbeulich@suse.com>
91
92 * i386-gen.c (opcode_modifiers): Delete FloatD.
93 * i386-opc.h (FloatD): Delete.
94 (struct i386_opcode_modifier): Delete floatd.
95 * i386-opc.tbl (fadd, fsub, fsubr, fmul, fdiv, fdivr): Replace
96 FloatD by D.
97 * i386-tlb.h: Re-generate.
98
d53e6b98
JB		 992018-03-08 Jan Beulich <jbeulich@suse.com>
100
101 * i386-dis.c (float_reg): Adjust DC and DE fsub*/fdiv* patterns.
102
2907c2f5
JB		 1032018-03-08 Jan Beulich <jbeulich@suse.com>
104
105 * i386-opc.tbl (vmovd): Disallow Qword memory operands.
106 * i386-tlb.h: Re-generate.
107
73053c1f
JB		 1082018-03-08 Jan Beulich <jbeulich@suse.com>
109
110 * i386-opc.tbl (vcvtpd2ps): Fold AVX 128- and 256-bit memory
111 forms.
112 * i386-tlb.h: Re-generate.
113
52fe4420
AM		 1142018-03-07 Alan Modra <amodra@gmail.com>
115
116 * disassemble.c (disassembler): Use bfd_arch_powerpc entry for
117 bfd_arch_rs6000.
118 * disassemble.h (print_insn_rs6000): Delete.
119 * ppc-dis.c (powerpc_init_dialect): Handle rs6000.
120 (disassemble_init_powerpc): Call powerpc_init_dialect for rs6000.
121 (print_insn_rs6000): Delete.
122
a6743a54
AM		 1232018-03-03 Alan Modra <amodra@gmail.com>
124
125 * sysdep.h (opcodes_error_handler): Define.
126 (_bfd_error_handler): Declare.
127 * Makefile.am: Remove stray #.
128 * opc2c.c (main): Remove bogus -l arg handling. Print "DO NOT
129 EDIT" comment.
130 * aarch64-dis.c, * arc-dis.c, * arm-dis.c, * avr-dis.c,
131 * d30v-dis.c, * h8300-dis.c, * mmix-dis.c, * ppc-dis.c,
132 * riscv-dis.c, * s390-dis.c, * sparc-dis.c, * v850-dis.c: Use
133 opcodes_error_handler to print errors. Standardize error messages.
134 * msp430-decode.opc, * nios2-dis.c, * rl78-decode.opc: Likewise,
135 and include opintl.h.
136 * nds32-asm.c: Likewise, and include sysdep.h and opintl.h.
137 * i386-gen.c: Standardize error messages.
138 * msp430-decode.c, * rl78-decode.c, rx-decode.c: Regenerate.
139 * Makefile.in: Regenerate.
140 * epiphany-asm.c, * epiphany-desc.c, * epiphany-dis.c,
141 * epiphany-ibld.c, * fr30-asm.c, * fr30-desc.c, * fr30-dis.c,
142 * fr30-ibld.c, * frv-asm.c, * frv-desc.c, * frv-dis.c, * frv-ibld.c,
143 * frv-opc.c, * ip2k-asm.c, * ip2k-desc.c, * ip2k-dis.c, * ip2k-ibld.c,
144 * iq2000-asm.c, * iq2000-desc.c, * iq2000-dis.c, * iq2000-ibld.c,
145 * lm32-asm.c, * lm32-desc.c, * lm32-dis.c, * lm32-ibld.c,
146 * m32c-asm.c, * m32c-desc.c, * m32c-dis.c, * m32c-ibld.c,
147 * m32r-asm.c, * m32r-desc.c, * m32r-dis.c, * m32r-ibld.c,
148 * mep-asm.c, * mep-desc.c, * mep-dis.c, * mep-ibld.c, * mt-asm.c,
149 * mt-desc.c, * mt-dis.c, * mt-ibld.c, * or1k-asm.c, * or1k-desc.c,
150 * or1k-dis.c, * or1k-ibld.c, * xc16x-asm.c, * xc16x-desc.c,
151 * xc16x-dis.c, * xc16x-ibld.c, * xstormy16-asm.c, * xstormy16-desc.c,
152 * xstormy16-dis.c, * xstormy16-ibld.c: Regenerate.
153
8305403a
L		 1542018-03-01 H.J. Lu <hongjiu.lu@intel.com>
155
156 * * i386-opc.tbl: Add "Optimize" to AVX256 and AVX512
157 vpsub[bwdq] instructions.
158 * i386-tbl.h: Regenerated.
159
e184813f
AM		 1602018-03-01 Alan Modra <amodra@gmail.com>
161
162 * configure.ac (ALL_LINGUAS): Sort.
163 * configure: Regenerate.
164
5b616bef
TP		 1652018-02-27 Thomas Preud'homme <thomas.preudhomme@arm.com>
166
167 * arm-dis.c (print_insn_coprocessor): Replace uses of ARM_FEATURE_COPY
168 macro by assignements.
169
b6f8c7c4
L		 1702018-02-27 H.J. Lu <hongjiu.lu@intel.com>
171
172 PR gas/22871
173 * i386-gen.c (opcode_modifiers): Add Optimize.
174 * i386-opc.h (Optimize): New enum.
175 (i386_opcode_modifier): Add optimize.
176 * i386-opc.tbl: Add "Optimize" to "mov $imm, reg",
177 "sub reg, reg/mem", "test $imm, acc", "test $imm, reg/mem",
178 "and $imm, acc", "and $imm, reg/mem", "xor reg, reg/mem",
179 "movq $imm, reg" and AVX256 and AVX512 versions of vandnps,
180 vandnpd, vpandn, vpandnd, vpandnq, vxorps, vxorpd, vpxor,
181 vpxord and vpxorq.
182 * i386-tbl.h: Regenerated.
183
e95b887f
AM		 1842018-02-26 Alan Modra <amodra@gmail.com>
185
186 * crx-dis.c (getregliststring): Allocate a large enough buffer
187 to silence false positive gcc8 warning.
188
0bccfb29
JW		 1892018-02-22 Shea Levy <shea@shealevy.com>
190
191 * disassemble.c (ARCH_riscv): Define if ARCH_all.
192
6b6b6807
L		 1932018-02-22 H.J. Lu <hongjiu.lu@intel.com>
194
195 * i386-opc.tbl: Add {rex},
196 * i386-tbl.h: Regenerated.
197
75f31665
MR		 1982018-02-20 Maciej W. Rozycki <macro@mips.com>
199
200 * mips16-opc.c (decode_mips16_operand) <'M'>: Remove case.
201 (mips16_opcodes): Replace `M' with `m' for "restore".
202
e207bc53
TP		 2032018-02-19 Thomas Preud'homme <thomas.preudhomme@arm.com>
204
205 * arm-dis.c (thumb_opcodes): Fix BXNS mask.
206
87993319
MR		 2072018-02-13 Maciej W. Rozycki <macro@mips.com>
208
209 * wasm32-dis.c (print_insn_wasm32): Rename `index' local
210 variable to `function_index'.
211
68d20676
NC		 2122018-02-13 Nick Clifton <nickc@redhat.com>
213
214 PR 22823
215 * metag-dis.c (print_fmmov): Double buffer size to avoid warning
216 about truncation of printing.
217
d2159fdc
HW		 2182018-02-12 Henry Wong <henry@stuffedcow.net>
219
220 * mips-opc.c (mips_builtin_opcodes): Correct "sigrie" encoding.
221
f174ef9f
NC		 2222018-02-05 Nick Clifton <nickc@redhat.com>
223
224 * po/pt_BR.po: Updated Brazilian Portuguese translation.
225
be3a8dca
IT		 2262018-01-23 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
227
228 * i386-dis.c (enum): Add pconfig.
229 * i386-gen.c (cpu_flag_init): Add CPU_PCONFIG_FLAGS.
230 (cpu_flags): Add CpuPCONFIG.
231 * i386-opc.h (enum): Add CpuPCONFIG.
232 (i386_cpu_flags): Add cpupconfig.
233 * i386-opc.tbl: Add PCONFIG instruction.
234 * i386-init.h: Regenerate.
235 * i386-tbl.h: Likewise.
236
3233d7d0
IT		 2372018-01-23 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
238
239 * i386-dis.c (enum): Add PREFIX_0F09.
240 * i386-gen.c (cpu_flag_init): Add CPU_WBNOINVD_FLAGS.
241 (cpu_flags): Add CpuWBNOINVD.
242 * i386-opc.h (enum): Add CpuWBNOINVD.
243 (i386_cpu_flags): Add cpuwbnoinvd.
244 * i386-opc.tbl: Add WBNOINVD instruction.
245 * i386-init.h: Regenerate.
246 * i386-tbl.h: Likewise.
247
e925c834
JW		 2482018-01-17 Jim Wilson <jimw@sifive.com>
249
250 * riscv-opc.c (riscv_opcodes) <addi>: Use z instead of 0.
251
d777820b
IT		 2522018-01-17 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
253
254 * i386-gen.c (cpu_flag_init): Delete CPU_CET_FLAGS, CpuCET.
255 Add CPU_IBT_FLAGS, CPU_SHSTK_FLAGS, CPY_ANY_IBT_FLAGS,
256 CPU_ANY_SHSTK_FLAGS, CpuIBT, CpuSHSTK.
257 (cpu_flags): Add CpuIBT, CpuSHSTK.
258 * i386-opc.h (enum): Add CpuIBT, CpuSHSTK.
259 (i386_cpu_flags): Add cpuibt, cpushstk.
260 * i386-opc.tbl: Change CpuCET to CpuSHSTK and CpuIBT.
261 * i386-init.h: Regenerate.
262 * i386-tbl.h: Likewise.
263
f6efed01
NC		 2642018-01-16 Nick Clifton <nickc@redhat.com>
265
266 * po/pt_BR.po: Updated Brazilian Portugese translation.
267 * po/de.po: Updated German translation.
268
2721d702
JW		 2692018-01-15 Jim Wilson <jimw@sifive.com>
270
271 * riscv-opc.c (match_c_nop): New.
272 (riscv_opcodes) <addi>: Handle an addi that compresses to c.nop.
273
616dcb87
NC		 2742018-01-15 Nick Clifton <nickc@redhat.com>
275
276 * po/uk.po: Updated Ukranian translation.
277
3957a496
NC		 2782018-01-13 Nick Clifton <nickc@redhat.com>
279
280 * po/opcodes.pot: Regenerated.
281
769c7ea5
NC		 2822018-01-13 Nick Clifton <nickc@redhat.com>
283
284 * configure: Regenerate.
285
faf766e3
NC		 2862018-01-13 Nick Clifton <nickc@redhat.com>
287
288 2.30 branch created.
289
888a89da
IT		 2902018-01-11 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
291
292 * i386-opc.tbl: Remove VL variants for 4FMAPS and 4VNNIW insns.
293 * i386-tbl.h: Regenerate.
294
cbda583a
JB		 2952018-01-10 Jan Beulich <jbeulich@suse.com>
296
297 * i386-opc.tbl (v4fmaddss, v4fnmaddss): Adjust Disp8MemShift.
298 * i386-tbl.h: Re-generate.
299
c9e92278
JB		 3002018-01-10 Jan Beulich <jbeulich@suse.com>
301
302 * i386-opc.tbl (vpcmpeqb, vpcmpleb, vpcmpltb, vpcmpneqb,
303 vpcmpnleb, vpcmpnltb, vpcmpequb, vpcmpleub, vpcmpltub,
304 vpcmpnequb, vpcmpnleub, vpcmpnltub, vpcmpeqw, vpcmplew,
305 vpcmpltw, vpcmpneqw, vpcmpnlew, vpcmpnltw, vpcmpequw, vpcmpleuw,
306 vpcmpltuw, vpcmpnequw, vpcmpnleuw, vpcmpnltuw): Adjust
307 Disp8MemShift of AVX512VL forms.
308 * i386-tbl.h: Re-generate.
309
35fd2b2b
JW		 3102018-01-09 Jim Wilson <jimw@sifive.com>
311
312 * riscv-dis.c (maybe_print_address): If base_reg is zero,
313 then the hi_addr value is zero.
314
91d8b670
JG		 3152018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
316
317 * arm-dis.c (arm_opcodes): Add csdb.
318 (thumb32_opcodes): Add csdb.
319
be2e7d95
JG		 3202018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
321
322 * aarch64-tbl.h (aarch64_opcode_table): Add "csdb".
323 * aarch64-asm-2.c: Regenerate.
324 * aarch64-dis-2.c: Regenerate.
325 * aarch64-opc-2.c: Regenerate.
326
704a705d
L		 3272018-01-08 H.J. Lu <hongjiu.lu@intel.com>
328
329 PR gas/22681
330 * i386-opc.tbl: Properly encode vmovd with Qword memeory operand.
331 Remove AVX512 vmovd with 64-bit operands.
332 * i386-tbl.h: Regenerated.
333
35eeb78f
JW		 3342018-01-05 Jim Wilson <jimw@sifive.com>
335
336 * riscv-dis.c (print_insn_args) <'s'>: Call maybe_print_address for a
337 jalr.
338
219d1afa
AM		 3392018-01-03 Alan Modra <amodra@gmail.com>
340
341 Update year range in copyright notice of all files.
342
1508bbf5
JB		 3432018-01-02 Jan Beulich <jbeulich@suse.com>
344
345 * i386-gen.c (operand_type_init): Restore OPERAND_TYPE_REGYMM
346 and OPERAND_TYPE_REGZMM entries.
347
1e563868 348For older changes see ChangeLog-2017
3499769a 349\f
1e563868 350Copyright (C) 2018 Free Software Foundation, Inc.
3499769a
AM		 351
352Copying and distribution of this file, with or without modification,
353are permitted in any medium without royalty provided the copyright
354notice and this notice are preserved.
355
356Local Variables:
357mode: change-log
358left-margin: 8
359fill-column: 74
360version-control: never
361End:
GDB Binutils - Deliverables
This page took 0.140271 seconds and 4 git commands to generate.