2009-04-01 Matt Thomas <matt@netbsd.org>
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
b8f9ee44
CL
12009-04-01 Christophe Lyon <christophe.lyon@st.com>
2
3 * arm-dis.c (print_insn): Print BE8 opcodes in little endianness.
4
d460e92e
JM
52009-03-30 Joseph Myers <joseph@codesourcery.com>
6
7 * arm-dis.c (print_insn): Also check section matches in backwards
8 search for mapping symbol.
9
d34b5006
L
102009-03-26 H.J. Lu <hongjiu.lu@intel.com>
11
12 * i386-dis.c (get_valid_dis386): Abort on unhandled table.
13
8d25cc3d
AM
142009-03-18 Alan Modra <amodra@bigpond.net.au>
15
3889c459 16 * cgen-opc.c: Include alloca-conf.h rather than alloca.h.
8d25cc3d
AM
17 * Makefile.am: Run "make dep-am".
18 * Makefile.in: Regenerate.
19 * openrisc-opc.c: Regenerate.
20
34dd024a
NC
212009-03-10 Nick Clifton <nickc@redhat.com>
22
23 * po/id.po: Updated Indonesian translation.
24
69fe9ce5
AM
252009-03-10 Alan Modra <amodra@bigpond.net.au>
26
27 * ppc-dis.c: Include "opintl.h".
28 (struct ppc_mopt, ppc_opts): New.
29 (ppc_parse_cpu): New function.
30 (powerpc_init_dialect): Use it.
31 (print_ppc_disassembler_options): Dump options from ppc_opts.
32 Internationalize message.
33
d11fd249
NC
342009-03-06 Nick Clifton <nickc@redhat.com>
35
36 * po/es.po: Updated Spanish translation.
37
51dec227
AM
382009-03-04 Alan Modra <amodra@bigpond.net.au>
39
40 PR 6768
41 * configure.in: Test for ld --as-needed support. Link shared
42 libopcodes against libm.
43 * configure: Regenerate.
44
c72ab5f2
PB
452009-03-03 Peter Bergner <bergner@vnet.ibm.com>
46
47 * ppc-opc.c (powerpc_opcodes): Reorder the opcode table so that
48 instructions from newer processors are listed before older ones.
49
a1f7ca36
AM
502009-03-03 Alan Modra <amodra@bigpond.net.au>
51
52 * Makefile.am: Run "make dep-am".
53 (HFILES): Move lm32-desc.h and lm32-opc.h from..
54 (CFILES): ..here.
55 * Makefile.in: Regenerate.
56
c3b7224a
NC
572009-03-02 Qinwei <qinwei@sunnorth.com.cn>
58
59 * score7-dis.c: New file.
60 * Makefile.am: Add dependencies for score7-dis.c.
61 * Makefile.in: Regenerate.
62 * configure.in: Add score7-dis to score files.
63 * configure: Regenerate.
64 * score-dis.c: Add support for score7 architecture.
65 * score-opc.h: Likewise.
66
58e24671
RW
672009-03-01 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
68
69 * configure: Regenerate.
70
d6f574e0
L
712009-02-27 H.J. Lu <hongjiu.lu@intel.com>
72
73 * i386-dis.c (OP_EX): Call OP_E_memory instead of OP_E.
74
066be9f7
PB
752009-02-26 Peter Bergner <bergner@vnet.ibm.com>
76
77 * ppc-dis.c (powerpc_init_dialect): Extend -Mpower7 to disassemble
78 the power7 and the isel instructions.
79 * ppc-opc.c (insert_xc6, extract_xc6): New static functions.
80 (insert_dm, extract_dm): Likewise.
81 (XB6): Update comment to include XX2 form.
82 (WC, XC6, SHW, DMEX, UIM, XX2, XX3RC, XX4, XX2_MASK, XX2UIM_MASK,
83 XX2BF_MASK, XX3BF_MASK, XX3SHW_MASK, XX4_MASK, XWC_MASK, POWER7): New.
84 (RemoveXX3DM): Delete.
85 (powerpc_opcodes): <"lfdp", "lfdpx", "mcrxr", "mftb", "mffgpr",
86 "mftgpr">: Deprecate for POWER7.
87 <"fres", "fres.", "frsqrtes", "frsqrtes.", "fre", "fre.", "frsqrte",
88 "frsqrte.">: Deprecate the three operand form and enable the two
89 operand form for POWER7 and later.
90 <"wait">: Extend to accept optional parameter. Enable for POWER7.
91 <"waitsrv", "waitimpl">: Add extended opcodes.
92 <"ldbrx", "stdbrx">: Enable for POWER7.
93 <"cdtbcd", "cbcdtd", "addg6s">: Add POWER6 opcodes.
94 <"bpermd", "dcbtstt", "dcbtt", "dcffix.", "dcffix", "divde.", "divde",
95 "divdeo.", "divdeo", "divdeu.", "divdeu", "divdeuo.", "divdeuo",
96 "divwe.", "divwe", "divweo.", "divweo", "divweu.", "divweu", "divweuo.",
97 "divweuo", "fcfids.", "fcfids", "fcfidu.", "fcfidu", "fcfidus.",
98 "fcfidus", "fctidu.", "fctidu", "fctiduz.", "fctiduz", "fctiwu.",
99 "fctiwu", "fctiwuz.", "fctiwuz", "ftdiv", "ftsqrt", "lbarx", "lfiwzx",
100 "lharx", "popcntd", "popcntw", "stbcx.", "sthcx.">: Add POWER7 opcodes.
101 <"lxsdux", "lxsdx", "lxvdsx", "lxvw4ux", "lxvw4x", "stxsdux", "stxsdx",
102 "stxvw4ux", "stxvw4x", "xsabsdp", "xsadddp", "xscmpodp", "xscmpudp",
103 "xscpsgndp", "xscvdpsp", "xscvdpsxds", "xscvdpsxws", "xscvdpuxds",
104 "xscvdpuxws", "xscvspdp", "xscvsxddp", "xscvuxddp", "xsdivdp",
105 "xsmaddadp", "xsmaddmdp", "xsmaxdp", "xsmindp", "xsmsubadp",
106 "xsmsubmdp", "xsmuldp", "xsnabsdp", "xsnegdp", "xsnmaddadp",
107 "xsnmaddmdp", "xsnmsubadp", "xsnmsubmdp", "xsrdpi", "xsrdpic",
108 "xsrdpim", "xsrdpip", "xsrdpiz", "xsredp", "xsrsqrtedp", "xssqrtdp",
109 "xssubdp", "xstdivdp", "xstsqrtdp", "xvabsdp", "xvabssp", "xvadddp",
110 "xvaddsp", "xvcmpeqdp.", "xvcmpeqdp", "xvcmpeqsp.", "xvcmpeqsp",
111 "xvcmpgedp.", "xvcmpgedp", "xvcmpgesp.", "xvcmpgesp", "xvcmpgtdp.",
112 "xvcmpgtdp", "xvcmpgtsp.", "xvcmpgtsp", "xvcpsgnsp", "xvcvdpsp",
113 "xvcvdpsxds", "xvcvdpsxws", "xvcvdpuxds", "xvcvdpuxws", "xvcvspdp",
114 "xvcvspsxds", "xvcvspsxws", "xvcvspuxds", "xvcvspuxws", "xvcvsxddp",
115 "xvcvsxdsp", "xvcvsxwdp", "xvcvsxwsp", "xvcvuxddp", "xvcvuxdsp",
116 "xvcvuxwdp", "xvcvuxwsp", "xvdivdp", "xvdivsp", "xvmaddadp",
117 "xvmaddasp", "xvmaddmdp", "xvmaddmsp", "xvmaxdp", "xvmaxsp",
118 "xvmindp", "xvminsp", "xvmovsp", "xvmsubadp", "xvmsubasp", "xvmsubmdp",
119 "xvmsubmsp", "xvmuldp", "xvmulsp", "xvnabsdp", "xvnabssp", "xvnegdp",
120 "xvnegsp", "xvnmaddadp", "xvnmaddasp", "xvnmaddmdp", "xvnmaddmsp",
121 "xvnmsubadp", "xvnmsubasp", "xvnmsubmdp", "xvnmsubmsp", "xvrdpi",
122 "xvrdpic", "xvrdpim", "xvrdpip", "xvrdpiz", "xvredp", "xvresp",
123 "xvrspi", "xvrspic", "xvrspim", "xvrspip", "xvrspiz", "xvrsqrtedp",
124 "xvrsqrtesp", "xvsqrtdp", "xvsqrtsp", "xvsubdp", "xvsubsp", "xvtdivdp",
125 "xvtdivsp", "xvtsqrtdp", "xvtsqrtsp", "xxland", "xxlandc", "xxlnor",
126 "xxlor", "xxlxor", "xxmrghw", "xxmrglw", "xxsel", "xxsldwi", "xxspltd",
127 "xxspltw", "xxswapd">: Add VSX opcodes.
128
4c664d7b
L
1292009-02-23 H.J. Lu <hongjiu.lu@intel.com>
130
131 * i386-gen.c (operand_type_init): Remove OPERAND_TYPE_VEX_IMM4.
132 (operand_types): Remove Vex_Imm4.
133
134 * i386-opc.h (Vex_Imm4): Removed.
135 (OTMax): Updated.
136 (i386_operand_type): Remove vex_imm4.
137
138 * i386-opc.tbl: Remove Vex_Imm4 comments.
139 * i386-init.h: Regenerated.
140 * i386-tbl.h: Likewise.
141
4ce8808b
RE
1422009-02-23 Richard Earnshaw <rearnsha@arm.com>
143
144 * arm-dis.c (neon_opcodes): Correct bit-mask and patterns for
145 vq{r}shr{u}n.s64 insnstructions.
146
0e55be16
PB
1472009-02-19 Peter Bergner <bergner@vnet.ibm.com>
148
149 * ppc-opc.c (powerpc_opcodes) <"lfdepx", "stfdepx">: Fix the first
150 operand to be a float point register (FRT/FRS).
151
b1c9882d
AN
1522009-02-18 Adam Nemet <anemet@caviumnetworks.com>
153
154 * mips-opc.c (mips_builtin_opcodes): Move the Octeon-specific
155 dmfc2 and dmtc2 before the architecture-level variants.
156
137f2437
NC
1572009-02-18 Pierre Muller <muller@ics.u-strasbg.fr>
158
159 * fr30-opc.c: Regenerate.
160 * frv-opc.c: Regenerate.
161 * ip2k-opc.c: Regenerate.
162 * iq2000-opc.c: Regenerate.
163 * lm32-opc.c: Regenerate.
164 * m32c-opc.c: Regenerate.
165 * m32r-opc.c: Regenerate.
166 * mep-opc.c: Regenerate.
167 * mt-opc.c: Regenerate.
168 * xc16x-opc.c: Regenerate.
169 * xstormy16-opc.c: Regenerate.
170 * tic54x-dis.c (print_instruction): Avoid compiler warning on
171 sprintf call.
172
87298967
NS
1732009-02-12 Nathan Sidwell <nathan@codesourcery.com>
174
175 * m68k-opc.c (m68k_opcodes): Add stldsr instruction.
176
80890a61
PB
1772009-02-05 Peter Bergner <bergner@vnet.ibm.com>
178
179 * ppc-opc.c: Update copyright year.
180 (powerpc_opcodes) <"dcbt", "dcbtst">: Deprecate the Embedded operand
181 ordering for POWER4 and later and use the correct Server ordering.
182
ce2f5b3c
L
1832009-02-04 H.J. Lu <hongjiu.lu@intel.com>
184
185 AVX Programming Reference (January, 2009)
186 * i386-dis.c (PREFIX_VEX_3A44): New.
187 (VEX_LEN_3A44_P_2): Likewise.
188 (PREFIX_VEX_3A48): Updated.
189 (VEX_LEN_3A4C_P_2): Likewise.
190 (prefix_table): Add PREFIX_VEX_3A44.
191 (vex_table): Likewise.
192 (vex_len_table): Add VEX_LEN_3A44_P_2.
193
194 * i386-opc.tbl: Add PCLMUL + AVX instructions.
195 * i386-tbl.h: Regenerated.
196
52b6b6b9
JM
1972009-02-03 Sandip Matte <sandip@rmicorp.com>
198
199 * mips-dis.c (mips_cp0_names_xlr, mips_cp0sel_names_xlr): Define.
200 (mips_arch_choices): Add XLR entry.
201 * mips-opc.c (XLR): Define.
202 (mips_builtin_opcodes): Add XLR instructions.
203
31dd3154
JM
2042009-02-03 Carlos O'Donell <carlos@codesourcery.com>
205
206 * Makefile.am: Add install-pdf target.
207 * po/Make-in: Add install-pdf target.
208 * Makefile.in: Regenerate.
209
c1a0a41f
DD
2102009-02-02 DJ Delorie <dj@redhat.com>
211
212 * mep-asm.c: Regenerate.
213 * mep-desc.c: Regenerate.
214 * mep-desc.h: Regenerate.
215 * mep-dis.c: Regenerate.
216 * mep-ibld.c: Regenerate.
217 * mep-opc.c: Regenerate.
218 * mep-opc.h: Regenerate.
219
087b80de
JM
2202009-01-29 Mark Mitchell <mark@codesourcery.com>
221
222 * arm-dis.c (thumb32_opcodes): Correct decoding for qadd, qdadd,
223 qsub, and qdsub.
224
159073e6
NC
2252009-01-28 Chao-ying Fu <fu@mips.com>
226
227 * mips-opc.c (suxc1): Add the flag of FP_D.
228
6f3b91a6
AM
2292009-01-20 Alan Modra <amodra@bigpond.net.au>
230
231 * fr30-asm.c, fr30-dis.c, fr30-ibld.c, frv-asm.c, frv-dis.c,
232 * frv-ibld.c, ip2k-asm.c, ip2k-dis.c, ip2k-ibld.c,
233 * iq2000-asm.c, iq2000-dis.c, iq2000-ibld.c, m32c-asm.c,
234 * m32c-dis.c, m32c-ibld.c, m32r-asm.c, m32r-dis.c,
235 * m32r-ibld.c, mep-asm.c, mep-dis.c, mep-ibld.c, mt-asm.c,
236 * mt-dis.c, mt-ibld.c, openrisc-asm.c, openrisc-dis.c,
237 * openrisc-ibld.c, xc16x-asm.c, xc16x-dis.c, xc16x-ibld.c,
238 * xstormy16-asm.c, xstormy16-dis.c, xstormy16-ibld.c: Regenerate.
239
29670fb9
AM
2402009-01-16 Alan Modra <amodra@bigpond.net.au>
241
242 * configure.in (commonbfdlib): Delete.
243 (SHARED_LIBADD): Add pic libiberty if such is available.
244 * configure: Regenerate.
245 * po/POTFILES.in: Regenerate.
246
21169fcf
PB
2472009-01-14 Peter Bergner <bergner@vnet.ibm.com>
248
249 * ppc-dis.c (print_insn_powerpc): Skip insn if it is deprecated.
250 * ppc-opc.c (powerpc_opcodes) <mtfsf, mtfsf.>: Deprecate the two
251 operand form and enable the four operand form for POWER6 and later.
252 <mtfsfi, mtfsfi.>: Deprecate the two operand form and enable the
253 three operand form for POWER6 and later.
254
4ca47a51
MF
2552009-01-14 Mike Frysinger <vapier@gentoo.org>
256
257 * bfin-dis.c (OUTS): Use "%s" as format string.
258
8acd5377
L
2592009-01-13 H.J. Lu <hongjiu.lu@intel.com>
260
261 * i386-gen.c (cpu_flag_init): Remove a white space.
262 (operand_type_init): Likewise.
263
c1ec1875
L
2642009-01-12 H.J. Lu <hongjiu.lu@intel.com>
265
266 * i386-opc.tbl: Add NoAVX to movnti, lfence and mfence.
267 * i386-tbl.h: Regenerated.
268
c7532693
L
2692009-01-12 H.J. Lu <hongjiu.lu@intel.com>
270
271 * i386-dis.c (dis386): Use EbS on addB, orB, adcB, sbbB, andB,
272 subB, xorB and cmpB. Use EvS on addS, orS, adcS, sbbS, andS,
273 subS, xorS and cmpS.
274
bd5295b2
L
2752009-01-10 H.J. Lu <hongjiu.lu@intel.com>
276
277 * i386-gen.c (cpu_flag_init): Replace CpuP4 and CpuK6 with
278 CpuClflush and CpuSYSCALL, respectively. Remove CpuK8. Add
279 CPU_COREI7_FLAGS, CPU_CLFLUSH_FLAGS and CPU_SYSCALL_FLAGS.
280 (cpu_flags): Remove CpuP4, CpuK6 and CpuK8. Add CpuClflush
281 and CpuSYSCALL.
282 (lineno): Removed.
283 (set_bitfield): Take an argument, lineno. Don't report lineno
284 on error if it is -1.
285 (process_i386_cpu_flag): Take an argument, lineno.
286 (process_i386_opcode_modifier): Likewise.
287 (process_i386_operand_type): Likewise.
288 (output_i386_opcode): Likewise.
289 (opcode_hash_entry): Add lineno.
290 (process_i386_opcodes): Updated.
291 (process_i386_registers): Likewise.
292 (process_i386_initializers): Likewise.
293
294 * i386-opc.h (CpuP4): Removed.
295 (CpuK6): Likewise.
296 (CpuK8): Likewise.
297 (CpuClflush): New.
298 (CpuSYSCALL): Likewise.
299 (CpuMMX): Updated.
300 (i386_cpu_flags): Remove cpup4, cpuk6 and cpuk8. Add
301 cpuclflush and cpusyscall.
302
303 * i386-opc.tbl: Update movnti, clflush, lfence, mfence, pause,
304 syscall and sysret.
305 * i386-init.h: Regenerated.
306 * i386-tbl.h: Likewise.
307
1b7f3fb0
L
3082009-01-09 H.J. Lu <hongjiu.lu@intel.com>
309
310 * i386-gen.c (cpu_flag_init): Add CpuRdtscp to CPU_K8_FLAGS
311 and CPU_AMDFAM10_FLAGS. Add CPU_RDTSCP_FLAGS.
312 (cpu_flags): Add CpuRdtscp.
313 (set_bitfield): Remove CpuSledgehammer check.
314
315 * i386-opc.h (CpuRdtscp): New.
316 (CpuLM): Updated.
317 (i386_cpu_flags): Add cpurdtscp.
318
319 * i386-opc.tbl: Replace CpuSledgehammer with CpuRdtscp.
320 * i386-init.h: Regenerated.
321 * i386-tbl.h: Likewise.
322
1cb0a767
PB
3232009-01-09 Peter Bergner <bergner@vnet.ibm.com>
324
325 * ppc-opc.c (PPCNONE): Define.
326 (NOPOWER4): Delete.
327 (powerpc_opcodes): Initialize the new "deprecated" field.
328
168e3097
L
3292009-01-06 H.J. Lu <hongjiu.lu@intel.com>
330
331 AVX Programming Reference (December, 2008)
332 * i386-dis.c (VEX_LEN_2B_M_0): Removed.
333 (VEX_LEN_E7_P_2_M_0): Likewise.
334 (VEX_LEN_2C_P_1): Updated.
335 (VEX_LEN_E8_P_2): Likewise.
336 (vex_len_table): Remove VEX_LEN_2B_M_0 and VEX_LEN_E7_P_2_M_0.
337 (mod_table): Likewise.
338
339 * i386-opc.tbl: Add 256bit vmovntdq, vmovntpd and vmovntps.
340 * i386-tbl.h: Regenerated.
341
22da050b
L
3422009-01-05 H.J. Lu <hongjiu.lu@intel.com>
343
344 * i386-gen.c (process_copyright): Update for 2009.
345
346 * i386-init.h: Regenerated.
347 * i386-tbl.h: Likewise.
348
0bfee649 3492009-01-05 H.J. Lu <hongjiu.lu@intel.com>
6194aaab 350
0bfee649
L
351 AVX Programming Reference (December, 2008)
352 * i386-dis.c (OP_VEX_FMA): Removed.
c0f3af97 353 (OP_EX_VexW): Likewise.
0bfee649 354 (OP_EX_VexImmW): Likewise.
c0f3af97 355 (OP_XMM_VexW): Likewise.
c0f3af97 356 (VEXI4_Fixup): Likewise.
c0f3af97 357 (VPERMIL2_Fixup): Likewise.
c0f3af97 358 (VexI4): Likewise.
0bfee649
L
359 (VexFMA): Likewise.
360 (Vex128FMA): Likewise.
c0f3af97
L
361 (EXVexW): Likewise.
362 (EXdVexW): Likewise.
363 (EXqVexW): Likewise.
0bfee649 364 (EXVexImmW): Likewise.
c0f3af97 365 (XMVexW): Likewise.
c0f3af97 366 (VPERMIL2): Likewise.
0bfee649
L
367 (PREFIX_VEX_3A48...PREFIX_VEX_3A4A): Likewise.
368 (PREFIX_VEX_3A5C...PREFIX_VEX_3A5F): Likewise.
369 (PREFIX_VEX_3A68...PREFIX_VEX_3A6F): Likewise.
370 (PREFIX_VEX_3A78...PREFIX_VEX_3A7F): Likewise.
371 (VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2): Likewise.
372 (VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2): Likewise.
373 (get_vex_imm8): Likewise.
374 (OP_EX_VexReg): Likewise.
375 vpermil2_op): Likewise.
376 (EXVexWdq): New.
377 (vex_w_dq_mode): Likewise.
378 (PREFIX_VEX_3896...PREFIX_VEX_389F): Likewise.
379 (PREFIX_VEX_38A6...PREFIX_VEX_38AF): Likewise.
380 (PREFIX_VEX_38B6...PREFIX_VEX_38BF): Likewise.
381 (es_reg): Updated.
382 (PREFIX_VEX_38DB): Likewise.
383 (PREFIX_VEX_3A4A): Likewise.
384 (PREFIX_VEX_3A60): Likewise.
385 (PREFIX_VEX_3ADF): Likewise.
386 (VEX_LEN_3ADF_P_2): Likewise.
387 (prefix_table): Remove PREFIX_VEX_3A48...PREFIX_VEX_3A4A,
388 PREFIX_VEX_3A5C...PREFIX_VEX_3A5F,
389 PREFIX_VEX_3A68...PREFIX_VEX_3A6F and
390 PREFIX_VEX_3A78...PREFIX_VEX_3A7F. Add
391 PREFIX_VEX_3896...PREFIX_VEX_389F,
392 PREFIX_VEX_38A6...PREFIX_VEX_38AF and
393 PREFIX_VEX_38B6...PREFIX_VEX_38BF.
c0f3af97 394 (vex_table): Likewise.
0bfee649
L
395 (vex_len_table): Remove VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2
396 and VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2.
397 (putop): Support "%XW".
398 (intel_operand_size): Handle vex_w_dq_mode.
58c85be7 399
0bfee649 400 * i386-opc.h (VexNDS): Add a comment for VEX NDS and VEX DDS.
58c85be7 401
0bfee649
L
402 * i386-opc.tbl: Remove vpermil2pd/vpermil2ps and old FMA
403 instructions. Add new FMA instructions.
28dbc079
L
404 * i386-tbl.h: Regenerated.
405
0bfee649 4062009-01-02 Matthias Klose <doko@ubuntu.com>
3fe15143 407
0bfee649
L
408 * or32-opc.c (or32_print_register, or32_print_immediate,
409 disassemble_insn): Don't rely on undefined sprintf behaviour.
3fe15143 410
0bfee649 411For older changes see ChangeLog-2008
252b5132
RH
412\f
413Local Variables:
2f6d2f85
NC
414mode: change-log
415left-margin: 8
416fill-column: 74
252b5132
RH
417version-control: never
418End:
This page took 0.473088 seconds and 4 git commands to generate.